资源列表
[行业发展研究] chengxuyuan
说明:基于软件程序员课程开发的研究,中国知网论文-Curriculum development based on research software programmers, CNKI papers<席亚军> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[编程文档] Optimum-Array-Processing-trees-1
说明:Optimum Array Processing - Chapter on Optimum Waveform Estimation.<hdavuluri> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] Advanced-control-engineering
说明:advenced control enginereing<LOTFI> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] Keil-and-Proteus-Essentials
说明:Keil和Proteus基础教程:这个PDF文件还是挺好的,里面讲的很详细,步骤清晰,有截图!适合零基础的初学者。-Keil and Proteus Essentials: This PDF file is still in very good shape, which was about a very detailed, clear steps, screenshots! The zero-based beginners.<杜刚建> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] Hackers_Delight
说明:A collection useful programming advice, small algorithms that make the programmer s task easier.-A collection useful programming advice, small algorithms that make the programmer s task easier.<elfenkoenig> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] proteus_3d_jcp_misc_001
说明:proteus isis library file<andyka> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] Presentation
说明:This a presentation of the internet protocol version 6 and the technologie MPLS/VPN-This is a presentation of the internet protocol version 6 and the technologie MPLS/VPN<maria> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[软件工程] verilog-ieee
说明:The Verilog ¤ Hardware Descr iption Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine re<bkaraca> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0
[文件格式] 4-katli-asansor-modeli-icin-kumanda-sistemi-pic16
说明:elevator 4 floor code c<thao> 在 2025-05-16 上传 | 大小:2.08mb | 下载:0