文件名称:all digital CDR

  • 所属分类:
  • 其他书籍
  • 资源属性:
  • [PDF]
  • 上传时间:
  • 2022-09-12
  • 文件大小:
  • 3.35mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 61219131@qq.com
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

Serial link systems have gradually dominated over parallel link systems in modern
high-speed data link communications. The use of differential signal serial
communications prolongs the length of the data transmission channels, which parallel
communications can not match due to the signal degradation effects caused by, for
example, crosstalk among parallel link wires. In addition, the maximum tolerable skew
among the parallel link wires limits their maximum allowable data transmission speed.
This chapter provides an introduction to serial link systems and also gives an outline of
the thesis, which is devoted to the development of single chip, high-speed, serial link
communications techniques for multi-channel and multi-standard applications.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

压缩包 : eetop.cn_DPLL.rar 列表
Design and Characteristics of Digital Locked Loops.pdf
A 1.0–4.0-Gbps All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control.pdf
A 1.6mW 1.6ps-rms-Jitter 2.5GHz digital PLL with 0.7-to-3.5GHz frequency range in 90nm CMOS.pdf
A Digital Clock and Data Recovery Architecture for Multi-Gigabitps Binary Links.pdf

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org