查看会员资料
- Email:用户隐藏
- Icq/MSN:qq
- 电话号码:
- Homepage:
- 会员简介:这家伙很懒,什么都没留下!
最新会员发布资源
divid5_VERILOG
- VERILOG实现无分频时钟,包括测试文件,经过验证可用-VERILOG is no difference between the frequency of the clock implementation, including test papers, can be used after authentication