FPGAs can easily implement binary counters. Let s start with a 16-bits counter. Starting from the 25MHz clock, we can simply "divide the clock" using the counter. A 16 bits counter counts from 0 to 65535 (65536 different values). The highest bit of