code seven leg module bcd_tang (clock, rst, s1, led) input clock, s1, rst output [6:0] led reg [6:0] led reg [3:0] bcd wire [3:0] bcd_next always @(posedge clock or posedge rst) begin if (rst == 1 b1) begin bcd <= 4