本历程时用vhdl实现对48位加法器的流水线设计，通过本程序可以了解流水线的设计方法，可以结合流水线的示意图度此程序。-The process of using vhdl 48-bit adder pipeline design, pipeline design can learn through this program, this program can be combined with the schematic diagram of the pipeline.