An efficient approach for designing a reversible fault tolerant n-bit carry look-ahead adder Architecture of adders based on speed, area and power dissipation Design of high speed hybrid carry select adder High speed Dual Mode Logic Carry Look