查看会员资料
- Email:用户隐藏
- Icq/MSN:qq
- 电话号码:
- Homepage:
- 会员简介:这家伙很懒,什么都没留下!
最新会员发布资源
final-project-ook
- FPGA模块设计,包括ook脉冲发送,信号处理,以及接收,系统是基于windows系统,verilog语言实现-FPGA module design, including ook pulse transmission, signal processing, and receive, the system is based on the windows system, verilog language