查看会员资料
- Email:用户隐藏
- Icq/MSN:qq
- 电话号码:
- Homepage:
- 会员简介:这家伙很懒,什么都没留下!
最新会员发布资源
sc2262
- Fig. 2 shows the conventional ESD protection design with dual diodes (DPand DN) at RF I/O pad and the power-rail ESD clamp circuit between VDDand VSS[3]. Under positive-to-VDD (PD) or negative-to-VS