查看会员资料
- Email:用户隐藏
- Icq/MSN:qq
- 电话号码:
- Homepage:
- 会员简介:这家伙很懒,什么都没留下!
最新会员发布资源
fp_adder_subtractor
- 本文介绍用于计算IEEE 754标准的双精度64位浮点二进制数加/减法硬件架构。-In this article, an optimized pipeline hardware architecture for computing IEEE 754 standard double precision 64-bit floating point binary number addition/subtraction was proposed.