详细描述了在FPGA/CPLD设计过程中应注意的地方,和如何提高设计效率,对FPGA设计者有很好的帮助-detailed descr iption of the FPGA/CPLD design process should be noted, and how to improve design efficiency and FPGA designers to have a good help