The Clock Tree Optimization,主要介绍ASIC后端设计中的时序偏差以及时钟树综合，是ＩＣ设计人士必不可少的知识-The Clock Tree Optimization, the main back-end ASIC design introduction timing deviation and clock tree synthesis, is essential to IC design knowledge