一个用verilog编写的数字时钟，最后在8段数码管上显示出来，对于初学verilog的有一定的帮助，是一个工程文件-Verilog prepared using a digital clock, the last paragraph in 8 out digital tube display, for the novice Verilog have some help, is a project file