文件名称:ddr_verilog_xilinx
介绍说明－－下载内容均来自于网络，请自行研究使用
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ddr_verilog_xilinx\ddr_verilog_xilinx\.recordref
..................\..................\AutoConstraint_top.sdc
..................\..................\compxlib.cfg
..................\..................\ddr_verilog_xilinx.ise
..................\..................\ddr_verilog_xilinx.restore
..................\..................\define.v
..................\..................\.oc\ddr_xilinx.pdf
..................\..................\glbl.v
..................\..................\model.list
..................\..................\modelsim.ini
..................\..................\mt46v4m16.v
..................\..................\readme.txt
..................\..................\rpt_top.areasrr
..................\..................\rpt_top_areasrr.htm
..................\..................\run_options.txt
..................\..................\string_decode_fn.v
..................\..................\synplicity.ucf
..................\..................\...tmp\top.plg
..................\..................\......\top_flink.htm
..................\..................\......\top_srr.htm
..................\..................\......\top_toc.htm
..................\..................\tb_top.v
..................\..................\test.fdo
..................\..................\test.udo
..................\..................\test_wave.fdo
..................\..................\top.edn
..................\..................\top.fse
..................\..................\top.htm
..................\..................\top.map
..................\..................\top.ncf
..................\..................\top.prj
..................\..................\top.sap
..................\..................\top.sdc
..................\..................\top.srd
..................\..................\top.srm
..................\..................\top.srr
..................\..................\top.srs
..................\..................\top.szr
..................\..................\top.tlg
..................\..................\top.ucf
..................\..................\top_compile.tcl
..................\..................\top_func.v
..................\..................\top_map.tcl
..................\..................\top_summary.html
..................\..................\transcript
..................\..................\traplog.tlg
..................\..................\verif\top.vif
..................\..................\vsim.wlf
..................\..................\wave.do
..................\..................\.ork\addr_latch\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\brst_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\clk_dlls\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.ontroller\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\.slt_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\data_dly\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.....path\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\.dr_ctlr\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\....dq_io_16\_primary.dat
..................\..................\....\............\_primary.vhd
..................\..................\....\....iob_ff\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\glbl\_primary.dat
..................\..................\....\....\_primary.vhd
..................\..................\....\mt46v4m16\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\r
..................\..................\AutoConstraint_top.sdc
..................\..................\compxlib.cfg
..................\..................\ddr_verilog_xilinx.ise
..................\..................\ddr_verilog_xilinx.restore
..................\..................\define.v
..................\..................\.oc\ddr_xilinx.pdf
..................\..................\glbl.v
..................\..................\model.list
..................\..................\modelsim.ini
..................\..................\mt46v4m16.v
..................\..................\readme.txt
..................\..................\rpt_top.areasrr
..................\..................\rpt_top_areasrr.htm
..................\..................\run_options.txt
..................\..................\string_decode_fn.v
..................\..................\synplicity.ucf
..................\..................\...tmp\top.plg
..................\..................\......\top_flink.htm
..................\..................\......\top_srr.htm
..................\..................\......\top_toc.htm
..................\..................\tb_top.v
..................\..................\test.fdo
..................\..................\test.udo
..................\..................\test_wave.fdo
..................\..................\top.edn
..................\..................\top.fse
..................\..................\top.htm
..................\..................\top.map
..................\..................\top.ncf
..................\..................\top.prj
..................\..................\top.sap
..................\..................\top.sdc
..................\..................\top.srd
..................\..................\top.srm
..................\..................\top.srr
..................\..................\top.srs
..................\..................\top.szr
..................\..................\top.tlg
..................\..................\top.ucf
..................\..................\top_compile.tcl
..................\..................\top_func.v
..................\..................\top_map.tcl
..................\..................\top_summary.html
..................\..................\transcript
..................\..................\traplog.tlg
..................\..................\verif\top.vif
..................\..................\vsim.wlf
..................\..................\wave.do
..................\..................\.ork\addr_latch\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\brst_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\clk_dlls\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.ontroller\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\.slt_cntr\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\data_dly\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\.....path\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\.dr_ctlr\_primary.dat
..................\..................\....\........\_primary.vhd
..................\..................\....\....dq_io_16\_primary.dat
..................\..................\....\............\_primary.vhd
..................\..................\....\....iob_ff\_primary.dat
..................\..................\....\..........\_primary.vhd
..................\..................\....\glbl\_primary.dat
..................\..................\....\....\_primary.vhd
..................\..................\....\mt46v4m16\_primary.dat
..................\..................\....\.........\_primary.vhd
..................\..................\....\r