文件名称:StateMachineDesign
介绍说明－－下载内容均来自于网络，请自行研究使用
基于c51的i2c数据通信和外围控制，了解I2c的协议和原理
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 63535289statemachinedesign.rar 列表 State Machine Design\Designing Safe VHDL State Machines with Synplify.pdf State Machine Design\FSM 设计指导.pdf State Machine Design\smdesign.pdf State Machine Design\state machine coding style for synthesis.pdf State Machine Design\State machine design techniques for Verilog and VHDL.pdf State Machine Design\状态机设计经典论文.pdf State Machine Design\高效安全的状态机设计\state1.v State Machine Design\高效安全的状态机设计\state2.v State Machine Design\高效安全的状态机设计\state3.v State Machine Design\高效安全的状态机设计\Verilog_CH06_FSM.pdf State Machine Design\高效安全的状态机设计\Westor Training4 How to write FSM _brief_version.pdf State Machine Design\高效安全的状态机设计 State Machine Design