文件名称:SDRAM_96M_UART_TestOK
介绍说明－－下载内容均来自于网络，请自行研究使用
SDRAM_96M_串口实验OK 一个项目工程，硬件包含Altera FPGA，SDRAM，串口，使用verilog-SDRAM_96M_ serial experiments OK a project engineering, hardware contains Altera FPGA, SDRAM, serial port, using verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
SDRAM_96M
.........\DATA_GEN.v
.........\db
.........\..\altsyncram_a011.tdf
.........\..\alt_synch_pipe_b7d.tdf
.........\..\alt_synch_pipe_c7d.tdf
.........\..\alt_synch_pipe_d7d.tdf
.........\..\alt_synch_pipe_e7d.tdf
.........\..\alt_synch_pipe_f7d.tdf
.........\..\alt_synch_pipe_g7d.tdf
.........\..\a_gray2bin_6ib.tdf
.........\..\a_graycounter_3p6.tdf
.........\..\a_graycounter_v6c.tdf
.........\..\cmpr_n76.tdf
.........\..\dcfifo_2pf1.tdf
.........\..\dcfifo_lpf1.tdf
.........\..\dcfifo_tve1.tdf
.........\..\dffpipe_909.tdf
.........\..\dffpipe_a09.tdf
.........\..\dffpipe_b09.tdf
.........\..\dffpipe_c09.tdf
.........\..\dffpipe_d09.tdf
.........\..\dffpipe_e09.tdf
.........\..\dffpipe_f09.tdf
.........\..\logic_util_heursitic.dat
.........\..\PLL_CTL_altpll.v
.........\..\prev_cmp_SDRAM_TEST.qmsg
.........\..\SDRAM_TEST.amm.cdb
.........\..\SDRAM_TEST.asm.qmsg
.........\..\SDRAM_TEST.asm.rdb
.........\..\SDRAM_TEST.asm_labs.ddb
.........\..\SDRAM_TEST.cbx.xml
.........\..\SDRAM_TEST.cmp.bpm
.........\..\SDRAM_TEST.cmp.hdb
.........\..\SDRAM_TEST.cmp.kpt
.........\..\SDRAM_TEST.cmp.logdb
.........\..\SDRAM_TEST.cmp.rdb
.........\..\SDRAM_TEST.cmp_merge.kpt
.........\..\SDRAM_TEST.db_info
.........\..\SDRAM_TEST.fit.qmsg
.........\..\SDRAM_TEST.hier_info
.........\..\SDRAM_TEST.hif
.........\..\SDRAM_TEST.idb.cdb
.........\..\SDRAM_TEST.lpc.html
.........\..\SDRAM_TEST.lpc.rdb
.........\..\SDRAM_TEST.lpc.txt
.........\..\SDRAM_TEST.map.bpm
.........\..\SDRAM_TEST.map.cdb
.........\..\SDRAM_TEST.map.hdb
.........\..\SDRAM_TEST.map.kpt
.........\..\SDRAM_TEST.map.logdb
.........\..\SDRAM_TEST.map.qmsg
.........\..\SDRAM_TEST.map_bb.cdb
.........\..\SDRAM_TEST.map_bb.hdb
.........\..\SDRAM_TEST.map_bb.logdb
.........\..\SDRAM_TEST.pre_map.cdb
.........\..\SDRAM_TEST.pre_map.hdb
.........\..\SDRAM_TEST.root_partition.map.reg_db.cdb
.........\..\SDRAM_TEST.rpp.qmsg
.........\..\SDRAM_TEST.rtlv.hdb
.........\..\SDRAM_TEST.rtlv_sg.cdb
.........\..\SDRAM_TEST.rtlv_sg_swap.cdb
.........\..\SDRAM_TEST.sgate.rvd
.........\..\SDRAM_TEST.sgate_sm.rvd
.........\..\SDRAM_TEST.sgdiff.cdb
.........\..\SDRAM_TEST.sgdiff.hdb
.........\..\SDRAM_TEST.sld_design_entry.sci
.........\..\SDRAM_TEST.sld_design_entry_dsc.sci
.........\..\SDRAM_TEST.smart_action.txt
.........\..\SDRAM_TEST.sta.qmsg
.........\..\SDRAM_TEST.sta.rdb
.........\..\SDRAM_TEST.syn_hier_info
.........\..\SDRAM_TEST.taw.rdb
.........\..\SDRAM_TEST.tis_db_list.ddb
.........\..\SDRAM_TEST.tmw_info
.........\greybox_tmp
.........\...........\cbx_args.txt
.........\incremental_db
.........\..............\compiled_partitions
.........\..............\...................\SDRAM_TEST.db_info
.........\..............\README
.........\PLL.v
.........\PLLJ_PLLSPE_INFO.txt
.........\PLL_CTL.ppf
.........\PLL_CTL.qip
.........\PLL_CTL.v
.........\PLL_CTL_bb.v
.........\RD_FIFO.qip
.........\RD_FIFO.v
.........\RD_FIFO_bb.v
.........\SDFIFO_CTL.v
.........\SDRAM_CMD.v
.........\SDRAM_CMD.v.bak
.........\SDRAM_CTRL.v
.........\SDRAM_CTRL.v.bak
.........\SDRAM_TEST.done
.........\SDRAM_TEST.fit.smsg
.........\SDRAM_TEST.fit.summary
.........\SDRAM_TEST.jdi
.........\SDRAM_TEST.map.summary