文件名称:Uart_Gray_Display

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • 上传时间:
  • 2018-01-23
  • 文件大小:
  • 26.53mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 布***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

Uart_Gray_Display---- 基于fpga的图像处理(Uart_Gray_Display---- based on image processing FPGA)
相关搜索: fpga

(系统自动生成,下载前可以参看下载内容)

下载文件列表

文件名大小更新时间
Uart_Gray_Display 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\activehdl 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\ies 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\modelsim 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\questa 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\riviera 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\vcs 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\compile_simlib\xcelium 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\ip 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.cache\ip\2017.3 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\gui_handlers.wdf 4659 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\java_command_handlers.wdf 2008 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\project.wpc 122 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\synthesis.wdf 5412 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\synthesis_details.wdf 100 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.cache\wt\webtalk_pa.xml 5249 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.hw 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.hw\Uart_Gray_Display.lpr 343 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.hw\hw_1 0 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.hw\hw_1\hw.xml 850 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.hw\hw_1\wave 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.hw\webtalk 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.hw\webtalk\.xsim_webtallk.info 59 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.hw\webtalk\labtool_webtalk.log 931 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.hw\webtalk\usage_statistics_ext_labtool.html 2874 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.hw\webtalk\usage_statistics_ext_labtool.xml 2440 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files 0 2017-11-18
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\README.txt 130 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM.veo 3154 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM.vho 3453 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM_sim_netlist.v 213028 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM_sim_netlist.vhdl 245355 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM_stub.v 1424 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\Uart_VGA_RAM_stub.vhdl 1568 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\sim 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\Uart_VGA_RAM\sim\Uart_VGA_RAM.v 6794 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA.v 4019 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA.veo 3694 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA_clk_wiz.v 6919 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA_sim_netlist.v 7275 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA_sim_netlist.vhdl 7229 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA_stub.v 1229 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ip\clk_VGA\clk_VGA_stub.vhdl 1201 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\blk_mem_gen_v8_3_1 0 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\blk_mem_gen_v8_3_1\simulation 0 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\blk_mem_gen_v8_3_1\simulation\blk_mem_gen_v8_3.vhd 222214 2017-10-06
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_7s_mmcm.vh 24240 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_7s_pll.vh 19041 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_us_mmcm.vh 24226 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_us_pll.vh 18759 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_us_plus_mmcm.vh 31888 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\mmcm_pll_drp_func_us_plus_pll.vh 19024 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\simulation 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v 171256 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\mem_init_files 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\mem_init_files\summary.log 984 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\README.txt 3236 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\README.txt 2196 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\Uart_VGA_RAM.sh 4916 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\Uart_VGA_RAM.udo 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\compile.do 758 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\file_info.txt 543 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\glbl.v 1474 2017-10-04
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\simulate.do 337 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\summary.log 984 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\activehdl\wave.do 32 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\README.txt 2137 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\Uart_VGA_RAM.sh 5699 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\file_info.txt 543 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\glbl.v 1474 2017-10-04
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\run.f 569 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\ies\summary.log 984 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\README.txt 2196 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\Uart_VGA_RAM.sh 5129 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\Uart_VGA_RAM.udo 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\compile.do 842 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\file_info.txt 543 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\glbl.v 1474 2017-10-04
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\simulate.do 339 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\summary.log 984 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\modelsim\wave.do 32 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\README.txt 2196 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\Uart_VGA_RAM.sh 5240 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\Uart_VGA_RAM.udo 0 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\compile.do 808 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\elaborate.do 211 2017-10-16
Uart_Gray_Display\Uart_Gray_Display.ip_user_files\sim_scripts\Uart_VGA_RAM\questa\file_info.txt 543 2017-10-16

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org