文件名称:an_dcfifo_top_restored
介绍说明－－下载内容均来自于网络，请自行研究使用
alteral FPGA VERILOG 利用 ROM DCFIFO 和RAM
实现高速到低速时钟域的数据传输 ，值得学习。-alteral FPGA VERILOG using ROM DCFIFO and RAM to realize high-speed low-speed clock domain data transfer, it is worth learning.
实现高速到低速时钟域的数据传输 ，值得学习。-alteral FPGA VERILOG using ROM DCFIFO and RAM to realize high-speed low-speed clock domain data transfer, it is worth learning.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
an_dcfifo_top_restored
......................\an473.pdf
......................\an_dcfifo_top.qarlog
......................\an_dcfifo_top.qpf
......................\an_dcfifo_top.qsf
......................\an_dcfifo_top.qws
......................\an_dcfifo_top.v
......................\an_dcfifo_top_assignment_defaults.qdf
......................\an_dcfifo_top_fast_to_slow.sdc
......................\an_dcfifo_top_fast_to_slow.vwf
......................\an_dcfifo_top_slow_to_fast.sdc
......................\an_dcfifo_top_slow_to_fast.vwf
......................\assignment_defaults.qdf
......................\db
......................\..\an_dcfifo_top.db_info
......................\..\an_dcfifo_top.eco.cdb
......................\..\an_dcfifo_top.sld_design_entry.sci
......................\dcfifo8X32.v
......................\myrom.hex
......................\ram256X32.v
......................\ram256X32_bb.v
......................\read_control_logic.v
......................\rom256X32.v
......................\simulation
......................\..........\modelsim
......................\..........\........\an_dcfifo_top.vo
......................\..........\........\an_dcfifo_top_fast_to_slow.vt
......................\..........\........\an_dcfifo_top_slow_to_fast.vt
......................\..........\........\an_dcfifo_top_v.sdo
......................\..........\........\fast_to_slow_gate.do
......................\..........\........\fast_to_slow_rtl.do
......................\..........\........\gate_wave.do
......................\..........\........\modelsim.ini
......................\..........\........\myrom.hex
......................\..........\........\rtl_wave.do
......................\..........\........\slow_to_fast_gate.do
......................\..........\........\slow_to_fast_rtl.do
......................\write_control_logic.v
......................\an473.pdf
......................\an_dcfifo_top.qarlog
......................\an_dcfifo_top.qpf
......................\an_dcfifo_top.qsf
......................\an_dcfifo_top.qws
......................\an_dcfifo_top.v
......................\an_dcfifo_top_assignment_defaults.qdf
......................\an_dcfifo_top_fast_to_slow.sdc
......................\an_dcfifo_top_fast_to_slow.vwf
......................\an_dcfifo_top_slow_to_fast.sdc
......................\an_dcfifo_top_slow_to_fast.vwf
......................\assignment_defaults.qdf
......................\db
......................\..\an_dcfifo_top.db_info
......................\..\an_dcfifo_top.eco.cdb
......................\..\an_dcfifo_top.sld_design_entry.sci
......................\dcfifo8X32.v
......................\myrom.hex
......................\ram256X32.v
......................\ram256X32_bb.v
......................\read_control_logic.v
......................\rom256X32.v
......................\simulation
......................\..........\modelsim
......................\..........\........\an_dcfifo_top.vo
......................\..........\........\an_dcfifo_top_fast_to_slow.vt
......................\..........\........\an_dcfifo_top_slow_to_fast.vt
......................\..........\........\an_dcfifo_top_v.sdo
......................\..........\........\fast_to_slow_gate.do
......................\..........\........\fast_to_slow_rtl.do
......................\..........\........\gate_wave.do
......................\..........\........\modelsim.ini
......................\..........\........\myrom.hex
......................\..........\........\rtl_wave.do
......................\..........\........\slow_to_fast_gate.do
......................\..........\........\slow_to_fast_rtl.do
......................\write_control_logic.v