文件名称:SoC_WishboneSystem
介绍说明－－下载内容均来自于网络，请自行研究使用
SoC-Wishbone System IP核的VHDL语言源代码，需要的开发环境是QUARTUS II 6.0。-SoC-Wishbone System IP core VHDL language source code, the need for the development environment is QUARTUS II 6.0.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
System6801
..........\cpu01
..........\.....\comp_cpu.do
..........\.....\cpu01.vhd
..........\.....\monitor
..........\.....\.......\cpu01mon.abs
..........\.....\.......\cpu01mon.hex
..........\.....\.......\cpu01mon.lst
..........\.....\.......\cpu01mon.s19
..........\.....\.......\cpu01mon.sa
..........\.....\wb_cpu01.vhd
..........\cyclone_devkit
..........\..............\wb_cyclone_cpu68.vhd
..........\ioport
..........\......\comp_io.do
..........\......\ioport.vhd
..........\......\wb_ioport.vhd
..........\miniUart
..........\........\acia
..........\........\....\clkunit.vhd
..........\........\....\comp_acia.do
..........\........\....\miniuart.vhd
..........\........\....\rxunit.vhd
..........\........\....\txunit.vhd
..........\........\....\wb_acia.vhd
..........\........\sci
..........\........\...\clkunit.vhd
..........\........\...\miniUART.vhd
..........\........\...\rxunit.vhd
..........\........\...\txunit.vhd
..........\........\...\uart_def.vhd
..........\........\...\wb_sci.vhd
..........\rams
..........\....\comp_rams.do
..........\....\wb_lpm_ram.vhd
..........\....\wb_ram.vhd
..........\roms
..........\....\comp_roms.do
..........\....\wb_lpm_rom.vhd
..........\....\wb_rom.vhd
..........\system6801
..........\..........\cpu01
..........\..........\.....\monitor
..........\..........\cyclone_devkit
..........\..........\ioport
..........\..........\miniUart
..........\..........\........\acia
..........\..........\........\sci
..........\..........\rams
..........\..........\roms
..........\cpu01
..........\.....\comp_cpu.do
..........\.....\cpu01.vhd
..........\.....\monitor
..........\.....\.......\cpu01mon.abs
..........\.....\.......\cpu01mon.hex
..........\.....\.......\cpu01mon.lst
..........\.....\.......\cpu01mon.s19
..........\.....\.......\cpu01mon.sa
..........\.....\wb_cpu01.vhd
..........\cyclone_devkit
..........\..............\wb_cyclone_cpu68.vhd
..........\ioport
..........\......\comp_io.do
..........\......\ioport.vhd
..........\......\wb_ioport.vhd
..........\miniUart
..........\........\acia
..........\........\....\clkunit.vhd
..........\........\....\comp_acia.do
..........\........\....\miniuart.vhd
..........\........\....\rxunit.vhd
..........\........\....\txunit.vhd
..........\........\....\wb_acia.vhd
..........\........\sci
..........\........\...\clkunit.vhd
..........\........\...\miniUART.vhd
..........\........\...\rxunit.vhd
..........\........\...\txunit.vhd
..........\........\...\uart_def.vhd
..........\........\...\wb_sci.vhd
..........\rams
..........\....\comp_rams.do
..........\....\wb_lpm_ram.vhd
..........\....\wb_ram.vhd
..........\roms
..........\....\comp_roms.do
..........\....\wb_lpm_rom.vhd
..........\....\wb_rom.vhd
..........\system6801
..........\..........\cpu01
..........\..........\.....\monitor
..........\..........\cyclone_devkit
..........\..........\ioport
..........\..........\miniUart
..........\..........\........\acia
..........\..........\........\sci
..........\..........\rams
..........\..........\roms