文件名称:verilog

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 1.02mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 城管***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

Verilog学习例程:4位二进制数的乘法器、5分频器、8位数据寄存器、8位移位寄存器、边沿D触发起门级设计、边沿D触发器行为级设计、同步计数器、异步计数器-Verilog learning routines: 4-bit binary number multiplier, 5 dividers, 8-bit data registers, 8-bit shift register, edge-triggered D gate-level design, level design edge D flip-flop behavior, synchronous counters, asynchronous counters
(系统自动生成,下载前可以参看下载内容)

下载文件列表

verilog1\4位二进制数的乘法器\counter.v

........\...................\cou_16.asm.rpt

........\...................\cou_16.done

........\...................\cou_16.dpf

........\...................\cou_16.fit.rpt

........\...................\cou_16.fit.smsg

........\...................\cou_16.fit.summary

........\...................\cou_16.flow.rpt

........\...................\cou_16.map.rpt

........\...................\cou_16.map.summary

........\...................\cou_16.pin

........\...................\cou_16.pof

........\...................\cou_16.qpf

........\...................\cou_16.qsf

........\...................\cou_16.qws

........\...................\cou_16.sim.rpt

........\...................\cou_16.sof

........\...................\cou_16.tan.rpt

........\...................\cou_16.tan.summary

........\...................\cou_16.v

........\...................\cou_16.vwf

........\...................\db\cou_16.asm.qmsg

........\...................\..\cou_16.cbx.xml

........\...................\..\cou_16.cmp.cdb

........\...................\..\cou_16.cmp.hdb

........\...................\..\cou_16.cmp.kpt

........\...................\..\cou_16.cmp.logdb

........\...................\..\cou_16.cmp.rdb

........\...................\..\cou_16.cmp.tdb

........\...................\..\cou_16.cmp0.ddb

........\...................\..\cou_16.dbp

........\...................\..\cou_16.db_info

........\...................\..\cou_16.eco.cdb

........\...................\..\cou_16.eds_overflow

........\...................\..\cou_16.fit.qmsg

........\...................\..\cou_16.hier_info

........\...................\..\cou_16.hif

........\...................\..\cou_16.map.cdb

........\...................\..\cou_16.map.hdb

........\...................\..\cou_16.map.logdb

........\...................\..\cou_16.map.qmsg

........\...................\..\cou_16.pre_map.cdb

........\...................\..\cou_16.pre_map.hdb

........\...................\..\cou_16.psp

........\...................\..\cou_16.rtlv.hdb

........\...................\..\cou_16.rtlv_sg.cdb

........\...................\..\cou_16.rtlv_sg_swap.cdb

........\...................\..\cou_16.sgdiff.cdb

........\...................\..\cou_16.sgdiff.hdb

........\...................\..\cou_16.signalprobe.cdb

........\...................\..\cou_16.sim.hdb

........\...................\..\cou_16.sim.qmsg

........\...................\..\cou_16.sim.rdb

........\...................\..\cou_16.sim.vwf

........\...................\..\cou_16.sld_design_entry.sci

........\...................\..\cou_16.sld_design_entry_dsc.sci

........\...................\..\cou_16.syn_hier_info

........\...................\..\cou_16.tan.qmsg

........\...................\..\wed.zsf

........\5分频器\cmp_state.ini

........\.......\counter.v

........\.......\db\div.asm.qmsg

........\.......\..\div.cbx.xml

........\.......\..\div.cmp.cdb

........\.......\..\div.cmp.hdb

........\.......\..\div.cmp.kpt

........\.......\..\div.cmp.logdb

........\.......\..\div.cmp.rdb

........\.......\..\div.cmp.tdb

........\.......\..\div.cmp0.ddb

........\.......\..\div.dbp

........\.......\..\div.db_info

........\.......\..\div.eco.cdb

........\.......\..\div.eds_overflow

........\.......\..\div.fit.qmsg

........\.......\..\div.hier_info

........\.......\..\div.hif

........\.......\..\div.map.cdb

........\.......\..\div.map.hdb

........\.......\..\div.map.logdb

........\.......\..\div.map.qmsg

........\.......\..\div.pre_map.cdb

........\.......\..\div.pre_map.hdb

........\.......\..\div.psp

........\.......\..\div.rtlv.hdb

........\.......\..\div.rtlv_sg.cdb

........\.......\..\div.rtlv_sg_swap.cdb

........\.......\..\div.sgdiff.cdb

........\.......\..\div.sgdiff.hdb

........\.......\..\div.signalprobe.cdb

........\.......\..\div.sim.hdb

........\.......\..\div.sim.qmsg

........\.......\..\div.sim.rdb

........\.......\..\div.sim.vwf

........\.......\..\div.sld_design_entry.sci

........\.......\..\div.sld_design_entry_dsc.sci

........\.......\..\div.syn_hier_info

........\.......\..\div.tan.qmsg

........\.......\..\div_cmp.q

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org