Verilog的135个经典设计实例及代码\chap10\acc.acf

................................\......\acc.hif

................................\......\acc.v

................................\......\accn.v

................................\......\add8.v

................................\......\adder8.v

................................\......\block1.v

................................\......\block2.v

................................\......\block3.v

................................\......\block4.v

................................\......\control.v

................................\......\fsm.v

................................\......\longframe1.v

................................\......\longframe2.v

................................\......\pipeline.v

................................\......\reg8.v

................................\......\resource1.v

................................\......\resource2.v

................................\.....1\account.v

................................\......\clock.v

................................\......\count10.v

................................\......\fre_ctrl.v

................................\......\latch_16.v

................................\......\paobiao.v

................................\......\sell.v

................................\......\song.v

................................\......\traffic.v

................................\.....2\add_ahead.v

................................\......\add_bx.v

................................\......\add_jl.v

................................\......\add_tree.v

................................\......\correlator.v

................................\......\crc.v

................................\......\cycle.v

................................\......\decoder1.v

................................\......\decoder2.v

................................\......\fir.v

................................\......\linear.v

................................\......\mult.v

................................\......\mult4x4.v

................................\....3\adder4.acf

................................\.....\adder4.hif

................................\.....\adder4.ndb

................................\.....\adder4.v

................................\.....\adder_tp.v

................................\.....\aoi.v

................................\.....\count4.v

................................\.....\count4_tp.v

................................\....5\adder.v

................................\.....\adder16.v

................................\.....\alu.v

................................\.....\block.v

................................\.....\buried_ff.v

................................\.....\compile.v

................................\.....\count.v

................................\.....\count60.v

................................\.....\decode4_7.v

................................\.....\loop1.v

................................\.....\loop2.v

................................\.....\loop3.v

................................\.....\mult_for.v

................................\.....\mult_repeat.v

................................\.....\mux21_1.v

................................\.....\mux21_2.v

................................\.....\mux4_1.v

................................\.....\mux_casez.v

................................\.....\non_block.v

................................\.....\test.v

................................\.....\voter7.v

................................\.....\wave1.v

................................\.....\wave2.v

................................\....6\alutask.v

................................\.....\alu_tp.v

................................\.....\code_83.v

................................\.....\count.v

................................\.....\funct.v

................................\.....\funct_tp.v

................................\.....\paral1.v

................................\.....\paral2.v

................................\.....\serial1.v

................................\.....\serial2.v

................................\....7\add4_1.v

................................\.....\add4_2.v

................................\.