本文档介绍了一种基于Xilinx Endpoint Block Plus PCIe IP Core，由板卡主动发起的DMA设计。该设计利用通用的LocalLink 接口，所以方便的兼容支持Xilinx PCIe 硬核的器件，例如Virtex 5，Virtex 6，Spartan 6，并且实际在ML555 和ML605 开发板上实际测试通过。此外，驱动将板卡的控制封装起来，提供用户层简单的读写接口，方便上层程序的开发。-This document describes an approach based on Xilinx Endpoint Block Plus PCIe IP Core, initiated by the board of DMA Design. The design utilizes a common LocalLink interface, easy to support Xilinx PCIe hardcore compatible devices, such as Virtex 5, Virtex 6, Spartan 6, and actually ML555 ML605 development board and the actual test. In addition, the board of control of the driver package, and provides user-level read and write a simple interface to facilitate the development of the top programs.