文件名称:wb_uart_latest.tar
介绍说明－－下载内容均来自于网络，请自行研究使用
实现一个一16750/16550 UART。该UART内核是完全基于另一个OpenCores的项目：UART_16750塞巴斯蒂安维特。
请找到有关于UART内核的文档。
该接口是现在有8位Wishbone总线兼容。
随着GHDL模拟器只需运行：
./ghdl_uart.bat
使用任何其他模拟器，开始模拟以下perl脚本必须运行之前：
uart_test_stim.pl> FILENAME.TXT
其中，FILENAME.TXT是通用的“stim_file”选择内部wb8_uart_transactor.vhd的名称。
正确的模拟应退出并断言消息“模拟END”。-Implements a 16550/16750 UART. The UART core is fully based on another OpenCores project: UART_16750 by Sebastian Witt.
Please find there the documentation regarding the Uart core.
The interface is now compatible with a 8-bit WishBone bus.
With GHDL simulator simply run:
./ghdl_uart.bat
Using any other simulator, before starting the simulation the following perl scr ipt must be run:
uart_test_stim.pl > filename.txt
where filename.txt is the name selected in generic stim_file inside wb8_uart_transactor.vhd.
A correct simulation should exit with an assertion message simulation END .
请找到有关于UART内核的文档。
该接口是现在有8位Wishbone总线兼容。
随着GHDL模拟器只需运行：
./ghdl_uart.bat
使用任何其他模拟器，开始模拟以下perl脚本必须运行之前：
uart_test_stim.pl> FILENAME.TXT
其中，FILENAME.TXT是通用的“stim_file”选择内部wb8_uart_transactor.vhd的名称。
正确的模拟应退出并断言消息“模拟END”。-Implements a 16550/16750 UART. The UART core is fully based on another OpenCores project: UART_16750 by Sebastian Witt.
Please find there the documentation regarding the Uart core.
The interface is now compatible with a 8-bit WishBone bus.
With GHDL simulator simply run:
./ghdl_uart.bat
Using any other simulator, before starting the simulation the following perl scr ipt must be run:
uart_test_stim.pl > filename.txt
where filename.txt is the name selected in generic stim_file inside wb8_uart_transactor.vhd.
A correct simulation should exit with an assertion message simulation END .
(系统自动生成,下载前可以参看下载内容)
下载文件列表
61549803wb_uart_latest.tar