资源列表
[VHDL编程] 1a_DesignOverview
说明：Basic acknowleage of System Verilog, an presentation from acellera. Basic acknowleage of System Verilog, an presentation from acellera. -Basic acknowleage of System Verilog, an presentation from acellera.Basic acknowleage of System Verilog, an presen<原子> 在 2025-06-24 上传 | 大小：89kb | 下载：0
[VHDL编程] VHDLcoding
说明：本文件时VHDL的各种编写规范，有助于开发者在平时养成好的编码习惯-This document, the various write VHDL specification, helps developers to develop good coding habits in peacetime<lxc> 在 2025-06-24 上传 | 大小：82kb | 下载：0
[VHDL编程] worka
说明：vhdl语言实现的16乘16的点阵显示设计代码，调试通过，可借鉴-VHDL language to achieve the 16 by 16 dot matrix display design code, debug is passed, can learn from-vhdl language implementation of the 16 by 16 dot matrix display design code, debug through, we may learn-VHDL langu<王晨> 在 2025-06-24 上传 | 大小：3.35mb | 下载：0
[VHDL编程] usartverilogydm
说明：verilog hdl在FPGA设计中广泛应用，好的程序代码是学习verilog的好帮手-verilog hdl widely used in the FPGA design, a good code is a good helper to learn verilog<翁志能> 在 2025-06-24 上传 | 大小：308kb | 下载：0
[VHDL编程] kzhdverilogyf
说明：国内关于verilog hdl书讲解比较浅，没深度，对于读者应该查看verilog hdl英文标准-Nations on the book to explain verilog hdl more shallow, lacking depth, for English readers should see the standard verilog hdl<翁志能> 在 2025-06-24 上传 | 大小：292kb | 下载：0
[VHDL编程] fullsine
说明：This a code for sine wave generation in modelsim. The code is written in verilog. An LUT has to be added to this program to work completely.-This is a code for sine wave generation in modelsim. The code is written in verilog. An LUT has to be added t<Jithu> 在 2025-06-24 上传 | 大小：1kb | 下载：0