资源列表
[VHDL编程] ARITHMETIC
说明:算术乘法器,这是我自己设计的算术乘法器,是用VHDL语言设计的,希望对大家有帮助-Arithmetic multiplier, this is my own design arithmetic multiplier, is designed with VHDL language, and they hope to help everyone<liuchuan> 在 2025-06-15 上传 | 大小:1kb | 下载:0
[VHDL编程] police_siren
说明:警察车的声音,利用verilog编写,可以下载到PFGA,已经在altera cycloneIII芯片上验证成功-The sound of the police car, use verilog to write, can be downloaded to PFGA, has proved to be successful on the chip altera cycloneIII<覃继良> 在 2025-06-15 上传 | 大小:1kb | 下载:0
[VHDL编程] chuankou
说明:。典型的RS232 信号在正负电平之间摆动,在发送数 据时,发送端驱动器输出正电平在+5~+15V,负电平在-5~-15V 电平。接收器典型的工作电 平在+3~+12V 与-3~-12V 之间。-. Typical RS232 signal level swing between positive and negative, when data is transmitted, the transmitter side driver outputs a positive level in+<王世豪> 在 2025-06-15 上传 | 大小:1kb | 下载:0
[VHDL编程] sram
说明:该实验实现了对SRAM 的每一个地址进行遍历读写操作,然后比对读写前后的数据是否 正确,最后通过一个LED 灯的亮灭进行指示-The experimental realization of the SRAM to traverse each address read and write operations, and then compared before and after the data is read Correct, and finally through an LED fo<王世豪> 在 2025-06-15 上传 | 大小:1kb | 下载:0