资源列表

« 1 2 ... .37 .38 .39 .40 .41 1642.43 .44 .45 .46 .47 ... 4310 »

[VHDL编程基于verilog的LCD1602驱动

说明:基于verilog的LCD1602驱动
<bradley> 在 2008-12-04 上传 | 大小:351.12kb | 下载:0

[VHDL编程VGA_Core

说明:用VHDL语言写的VGA核心,是个很好很齐全的核心,有很多功能.-write VHDL VGA core, is a very good subset of the core, has a lot of functions.
<朱思华> 在 2025-12-31 上传 | 大小:351kb | 下载:0

[VHDL编程led_test1

说明:实现简单的在FPGA上点亮led灯实验,已经在xilinx的V2p板子上跑通过,对初学者可能会有用-The experimental realization of a simple light led lights on the FPGA, xilinx V2p board to run through, may be useful for beginners
<Hurley> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程div_fp

说明:输入任意频率,可实现实现1-15任意占空比为50 的分频,-Enter any frequency can be realized to achieve the 1-15 arbitrary duty cycle 50 of the sub-frequency
<taocheng> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程brstm32mc0910

说明:Three phase brushless motors (either AC induction or permanent magnet synchronous motors) historically owe their great success in adjustable speed application to the advent of frequency converters and sophisticated control techniques. These high-
<coptaire> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程ledwater

说明:led 跑马灯显示,开始两侧的灯亮,接着第二个和倒数第二个亮,再接着第三个和第六个亮,最后中间的两个灯亮,然后就一直循环下去-The led Bomadeng start on both sides of the lights, followed by the second and penultimate lit, followed by the third and sixth brightest last middle two lights, and has been the cycle co
<huan> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程clk_div_50

说明:a kind of frequently used frequency divider as the divider factor is 50 in the code, you can change it as your wish.
<宫杰> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程fengmingqi

说明:用VHDL语言编写的用蜂鸣器来唱歌的程序,已经调试验证过了。-Using VHDL language with a buzzer to sing, debugging verified.
<曾小曾> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程Verilog-tutorial

说明:verilog tutorial it is very good tutorial-verilog tutorial it is very good tutorial
<savastakan> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程hdlrecord

说明:Bluespec sample program and program for comparator. Cyclone 2 FPGA Real Time Clock program.
<ad> 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程uart_test

说明:描述了利用spatran6系列的FPGA,进行串行异步通信的uart串口实现代码(Describes the use of spatran6 series of FPGA, serial asynchronous communication uart serial port to achieve the code)
<cy白菜 > 在 2025-12-31 上传 | 大小:352kb | 下载:0

[VHDL编程07_uart_test

说明:利用FPGA的并行方式调试UART,与单片机的调试方式做比较(Using FPGA to debug UART in parallel, make comparison with the way of MCU debugging)
<棋墨黑白> 在 2025-12-31 上传 | 大小:352kb | 下载:0
« 1 2 ... .37 .38 .39 .40 .41 1642.43 .44 .45 .46 .47 ... 4310 »

源码中国 www.ymcn.org