文件名称:digitaloscilloscope
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容均来自于网络,请自行研究使用
This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highest equivalent sample rate of 200 MHz using the real-time sample rate of 1 MHz, by way of random equivalent sampling. At the same time, this system has many other functions, such as 2 mV small-signal measuring, storage and re-display of waveform, measuring frequency, selective trigger edge, output of the correction signal and so on.-This digital oscilloscope takes a MCU and FPGA as the core. We made emphases on the choice of the sampling methods and the implement of equivalent sampling as a result, our design not only has the real-time sampling mode but also can reach the highest equivalent sample rate of 200 MHz using the real-time sample rate of 1 MHz, by way of random equivalent sampling. At the same time, this system has many other functions, such as 2 mV small-signal measuring, storage and re-display of waveform, measuring frequency, selective trigger edge, output of the correction signal and so on.
相关搜索: oscilloscope
FPGA
fpga
design
vhdl
signal
oscilloscope
FPGA
oscilloscope
fpga
vhdl
digitaloscilloscope
signal
and
system
frequency
相关搜索: oscilloscope
FPGA
fpga
design
vhdl
signal
oscilloscope
FPGA
oscilloscope
fpga
vhdl
digitaloscilloscope
signal
and
system
frequency
(系统自动生成,下载前可以参看下载内容)
下载文件列表
数字示波器的FPGA实现(VHDL编写 Quartus7.1测试通过)
.................................................\使用说明请参看右侧注释====〉〉.txt
.................................................\数字示波器的FPGA实现(VHDL编写_Quartus7.1测试通过).part1.rar
.................................................\数字示波器的FPGA实现(VHDL编写_Quartus7.1测试通过).part2.rar
.................................................\使用说明请参看右侧注释====〉〉.txt
.................................................\数字示波器的FPGA实现(VHDL编写_Quartus7.1测试通过).part1.rar
.................................................\数字示波器的FPGA实现(VHDL编写_Quartus7.1测试通过).part2.rar