文件名称:A-compact-AES-core-with-on-line-error-detection-f
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
This paper presents a compact, low-cost, on-line error-detection architecture for a 32-bit hardware
implementation of the AES. The implemented AES is specially designed for FPGA-based embedded applications,
since it is tuned to specific FPGA logic resources. The on-line error-detection is based on parity
codes. The parity prediction is implemented in the AES encryption, decryption, and key expansion process.
The developed solution has been upgraded to an efficient BIST with a high fault coverage and a
low hardware overhead.
implementation of the AES. The implemented AES is specially designed for FPGA-based embedded applications,
since it is tuned to specific FPGA logic resources. The on-line error-detection is based on parity
codes. The parity prediction is implemented in the AES encryption, decryption, and key expansion process.
The developed solution has been upgraded to an efficient BIST with a high fault coverage and a
low hardware overhead.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
A compact AES core with on-line error-detection for FPGA applications.pdf