文件名称:VGA1_1chuji
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容均来自于网络,请自行研究使用
FPGA控制VGA静态显示, FPGA控制VGA静态显示.-FPGA control VGA static display,FPGA control VGA static display,FPGA control VGA static display.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VGA1_1chuji
...........\db
...........\..\.cmp.kpt
...........\..\pll_altpll.v
...........\..\prev_cmp_vga.qmsg
...........\..\vga.db_info
...........\..\vga.ipinfo
...........\..\vga.sld_design_entry.sci
...........\..\vga_partition_pins.json
...........\greybox_tmp
...........\...........\cbx_args.txt
...........\incremental_db
...........\..............\compiled_partitions
...........\..............\...................\vga.db_info
...........\..............\README
...........\output_files
...........\............\vga.asm.rpt
...........\............\vga.done
...........\............\vga.eda.rpt
...........\............\vga.fit.rpt
...........\............\vga.fit.smsg
...........\............\vga.fit.summary
...........\............\vga.flow.rpt
...........\............\vga.jdi
...........\............\vga.map.rpt
...........\............\vga.map.summary
...........\............\vga.pin
...........\............\vga.sld
...........\............\vga.sof
...........\............\vga.sta.rpt
...........\............\vga.sta.summary
...........\pll.ppf
...........\PLL.qip
...........\pll.v
...........\PLLJ_PLLSPE_INFO.txt
...........\pll_bb.v
...........\pll_inst.v
...........\simulation
...........\..........\modelsim
...........\..........\........\modelsim.ini
...........\..........\........\msim_transcript
...........\..........\........\rtl_work
...........\..........\........\........\_info
...........\..........\........\........\_lib.qdb
...........\..........\........\........\_lib1_0.qdb
...........\..........\........\........\_lib1_0.qpg
...........\..........\........\........\_lib1_0.qtl
...........\..........\........\........\_vmake
...........\..........\........\vga.sft
...........\..........\........\vga.vo
...........\..........\........\vga_8_1200mv_0c_slow.vo
...........\..........\........\vga_8_1200mv_0c_v_slow.sdo
...........\..........\........\vga_8_1200mv_85c_slow.vo
...........\..........\........\vga_8_1200mv_85c_v_slow.sdo
...........\..........\........\vga_min_1200mv_0c_fast.vo
...........\..........\........\vga_min_1200mv_0c_v_fast.sdo
...........\..........\........\vga_modelsim.xrf
...........\..........\........\vga_run_msim_rtl_verilog.do
...........\..........\........\vga_run_msim_rtl_verilog.do.bak
...........\..........\........\vga_v.sdo
...........\..........\........\vsim.wlf
...........\tb.v
...........\tb.v.bak
...........\top.v
...........\top.v.bak
...........\vga.qpf
...........\vga.qsf
...........\vga.qws
...........\vga.v
...........\vga.v.bak
...........\vga_assignment_defaults.qdf
...........\vga_nativelink_simulation.rpt