文件名称:yunsuan-verilog
- 所属分类：
- 其他嵌入式/单片机内容
- 资源属性：
- [PDF]
- 上传时间：
- 2012-11-26
- 文件大小：
- 1.53mb
- 下载次数：
- 0次
- 提 供 者：
- 王*
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
运算器的实现，即实验指导书中的实验一，文件中包含有原代码及端口设置（可变），用vrilog HDL编程，Xilinx ISE 6仿真，并在实际电路中得到实现．-operations for the realization of the experimental guidance of a book. document contains the original code and port settings (variable), with vrilog HDL programming, Xilinx ISE 6 simulation, and the actual circuit realization.相关搜索： xilinx
ISE
运算器
Xilinx
ISE
Verilog
Verilog
Xilinx
ISE
verilog
xilinx
ise
verilog
i2c
xilinx
ISE
运算器
Xilinx
ISE
Verilog
Verilog
Xilinx
ISE
verilog
xilinx
ise
verilog
i2c
xilinx
(系统自动生成,下载前可以参看下载内容)
下载文件列表
yunsuan
.......\adder-mdq
.......\.........\.untf
.......\.........\adder.bgn
.......\.........\adder.bit
.......\.........\adder.bld
.......\.........\adder.cmd_log
.......\.........\adder.dhp
.......\.........\adder.drc
.......\.........\adder.ipf
.......\.........\adder.ise
.......\.........\adder.ise_ISE_Backup
.......\.........\adder.lso
.......\.........\adder.mrp
.......\.........\adder.nc1
.......\.........\adder.ncd
.......\.........\adder.ngc
.......\.........\adder.ngd
.......\.........\adder.ngm
.......\.........\adder.ngr
.......\.........\adder.pad
.......\.........\adder.pad_txt
.......\.........\adder.par
.......\.........\adder.pcf
.......\.........\adder.placed_ncd_tracker
.......\.........\adder.prj
.......\.........\adder.routed_ncd_tracker
.......\.........\adder.stx
.......\.........\adder.syr
.......\.........\adder.twr
.......\.........\adder.twx
.......\.........\adder.ucf
.......\.........\adder.ucf.untf
.......\.........\adder.ut
.......\.........\adder.v
.......\.........\adder.xpi
.......\.........\adder_last_par.ncd
.......\.........\adder_map.ncd
.......\.........\adder_map.ngm
.......\.........\adder_pad.csv
.......\.........\adder_pad.txt
.......\.........\adder_summary.html
.......\.........\adder_vhdl.prj
.......\.........\bitgen.ut
.......\.........\xst
.......\.........\...\dump.xst
.......\.........\...\........\adder.prj
.......\.........\...\........\.........\ngx
.......\.........\...\........\.........\...\notopt
.......\.........\...\........\.........\...\opt
.......\.........\...\work
.......\.........\...\....\hdllib.ref
.......\.........\...\....\vlg54
.......\.........\...\....\.....\adder.bin
.......\.........\_impact.cmd
.......\.........\_ngo
.......\.........\....\netlist.lst
.......\.........\_xmsgs
.......\.........\__projnav
.......\.........\.........\adder.gfl
.......\.........\.........\adder.xst
.......\.........\.........\adder_flowplus.gfl
.......\.........\.........\adder_ncdTOut_tcl.rsp
.......\.........\.........\bitgen.rsp
.......\.........\.........\ednTOngd_tcl.rsp
.......\.........\.........\nc1TOncd_tcl.rsp
.......\.........\.........\parentEditConstraintsTextApp_tcl.rsp
.......\.........\.........\runXst_tcl.rsp
.......\.........\.........\sumrpt_tcl.rsp
.......\Spartan-II Data Sheets.pdf
.......\Xilinx ISE7[1].1入门导读.pdf
.......\基于EDA-IV实验箱的FPGA开发流程.pdf
.......\实验指导书.doc
.......\实验教学大纲及汇总格式.doc
.......\数字系统.txt
.......\adder-mdq
.......\.........\.untf
.......\.........\adder.bgn
.......\.........\adder.bit
.......\.........\adder.bld
.......\.........\adder.cmd_log
.......\.........\adder.dhp
.......\.........\adder.drc
.......\.........\adder.ipf
.......\.........\adder.ise
.......\.........\adder.ise_ISE_Backup
.......\.........\adder.lso
.......\.........\adder.mrp
.......\.........\adder.nc1
.......\.........\adder.ncd
.......\.........\adder.ngc
.......\.........\adder.ngd
.......\.........\adder.ngm
.......\.........\adder.ngr
.......\.........\adder.pad
.......\.........\adder.pad_txt
.......\.........\adder.par
.......\.........\adder.pcf
.......\.........\adder.placed_ncd_tracker
.......\.........\adder.prj
.......\.........\adder.routed_ncd_tracker
.......\.........\adder.stx
.......\.........\adder.syr
.......\.........\adder.twr
.......\.........\adder.twx
.......\.........\adder.ucf
.......\.........\adder.ucf.untf
.......\.........\adder.ut
.......\.........\adder.v
.......\.........\adder.xpi
.......\.........\adder_last_par.ncd
.......\.........\adder_map.ncd
.......\.........\adder_map.ngm
.......\.........\adder_pad.csv
.......\.........\adder_pad.txt
.......\.........\adder_summary.html
.......\.........\adder_vhdl.prj
.......\.........\bitgen.ut
.......\.........\xst
.......\.........\...\dump.xst
.......\.........\...\........\adder.prj
.......\.........\...\........\.........\ngx
.......\.........\...\........\.........\...\notopt
.......\.........\...\........\.........\...\opt
.......\.........\...\work
.......\.........\...\....\hdllib.ref
.......\.........\...\....\vlg54
.......\.........\...\....\.....\adder.bin
.......\.........\_impact.cmd
.......\.........\_ngo
.......\.........\....\netlist.lst
.......\.........\_xmsgs
.......\.........\__projnav
.......\.........\.........\adder.gfl
.......\.........\.........\adder.xst
.......\.........\.........\adder_flowplus.gfl
.......\.........\.........\adder_ncdTOut_tcl.rsp
.......\.........\.........\bitgen.rsp
.......\.........\.........\ednTOngd_tcl.rsp
.......\.........\.........\nc1TOncd_tcl.rsp
.......\.........\.........\parentEditConstraintsTextApp_tcl.rsp
.......\.........\.........\runXst_tcl.rsp
.......\.........\.........\sumrpt_tcl.rsp
.......\Spartan-II Data Sheets.pdf
.......\Xilinx ISE7[1].1入门导读.pdf
.......\基于EDA-IV实验箱的FPGA开发流程.pdf
.......\实验指导书.doc
.......\实验教学大纲及汇总格式.doc
.......\数字系统.txt