收藏

文件名称:RSverilog

  • 所属分类：
  • ASP源码
  • 资源属性：
  • [VHDL] [源码]
  • 上传时间：
  • 2008-10-13
  • 文件大小：
  • 2.25mb
  • 下载次数：
  • 0次
  • 提 供 者：
  • 刘*
  • 相关连接：
  • 无
  • 下载说明：
  • 别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容均来自于网络，请自行研究使用

RS编码的verilog源代码，拿来和大家分享
(系统自动生成,下载前可以参看下载内容)

下载文件列表

压缩包 : 59564324rsverilog.rar 列表
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\adderror_test.vwf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\Clock.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\Clock.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\common_modules.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\CSEEBLOCK.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\DEcontroller.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\error.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\error.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\fifo_register.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\frequency divider.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\KESBLOCK.V
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\nrz.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll.cmp
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\Pll_57Mto31M.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll_57_31.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll_bb.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll_wave0.jpg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\pll_waveforms.html
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RAM.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RAM_fifo_all.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\rs.bdf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\rs.vwf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\rsdecode.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RSDecoder.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RSDecoder.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\rsencode.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RSEncoder.bsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RSEncoder.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RS_encode_and_decode.qpf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\RS_encode_and_decode.qws
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\SCBLOCK.V
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\serial_paralled_conversion.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\source_nrz.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.asm.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.cdf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.done
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.dpf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.fit.eqn
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.fit.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.fit.smsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.fit.summary
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.flow.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.map.eqn
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.map.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.map.smsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.map.summary
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.pin
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.pof
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.qsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.sim.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.sof
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.tan.rpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.tan.summary
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top.v
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top_assignment_defaults.qdf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\top_description.txt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\transcript
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\altsyncram_52i1.tdf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\altsyncram_lva1.tdf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\RS_encode_and_decode.smp_dump.txt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(0).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(0).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(1).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(1).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(10).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(10).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(11).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(11).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(12).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(12).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(13).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(13).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(14).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(14).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(15).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(15).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(16).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(16).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(17).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(17).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(18).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(18).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(19).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(19).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(2).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(2).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(20).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(20).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(21).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(21).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(22).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(22).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(23).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(23).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(24).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(24).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(25).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(25).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(26).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(26).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(27).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(27).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(28).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(28).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(29).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(29).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(3).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(3).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(30).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(30).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(31).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(31).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(32).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(32).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(33).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(33).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(34).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(34).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(35).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(35).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(36).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(36).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(37).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(37).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(38).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(38).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(39).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(39).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(4).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(4).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(40).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(40).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(41).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(41).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(42).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(42).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(43).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(43).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(44).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(44).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(45).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(45).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(46).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(46).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(47).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(47).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(48).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(48).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(49).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(49).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(5).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(5).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(50).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(50).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(51).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(51).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(52).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(52).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(53).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(53).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(54).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(54).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(55).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(55).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(56).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(56).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(57).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(57).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(58).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(58).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(59).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(59).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(6).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(6).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(7).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(7).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(8).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(8).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(9).cnf.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.(9).cnf.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.analyze_file.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.asm.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cbx.xml
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp.qrpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp.rdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp.tdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.cmp0.ddb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.dbp
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.db_info
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.eco.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.eds_overflow
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.fit.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.hier_info
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.hif
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.map.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.map.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.map.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.pre_map.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.pre_map.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.psp
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.rtlv.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.rtlv_sg.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.rtlv_sg_swap.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sgdiff.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sgdiff.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.signalprobe.cdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sim.hdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sim.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sim.qrpt
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sim.rdb
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sim.vwf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sld_design_entry.sci
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.sld_design_entry_dsc.sci
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.syn_hier_info
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\top.tan.qmsg
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db\wed.wsf
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2\db
RS_19_31_EP1C6Q240_TEST verilog\RS_19_31_EP1C6Q240_TEST2
RS_19_31_EP1C6Q240_TEST verilog

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 请直接用浏览器下载本站内容，不要使用迅雷之类的下载软件，用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*主　　题：
*内　　容：
*验 证 码：

源码中国 www.ymcn.org