压缩包 : 15883874sent_receive.rar 列表
sent_receive\vsim.wlf
sent_receive\fa_tbw.vhw
sent_receive\fa_tbw.ant
sent_receive\sent_receive.ise
sent_receive\fa1_tbw.xwv
sent_receive\fa_tbw_bencher.prj
sent_receive\fa1_tbw_bencher.prj
sent_receive\sent_receive.ise_ISE_Backup
sent_receive\fa1_tbw.xwv_bak
sent_receive\fa1_tbw.vhw
sent_receive\fa1_tbw.ant
sent_receive\fa1_tbw.tbw
sent_receive\sent_receive.dhp
sent_receive\fa_v.vhd
sent_receive\fa_v.ngr
sent_receive\fa_v.ngc
sent_receive\fa_v.stx
sent_receive\fa2_tbw_bencher.prj
sent_receive\fa2_tbw.xwv
sent_receive\fa2_tbw.xwv_bak
sent_receive\fa2_tbw.vhw
sent_receive\fa2_tbw.ant
sent_receive\fa2_tbw.tbw
sent_receive\rcv_v.vhd
sent_receive\fa2_tbw.udo
sent_receive\fa2_tbw.fdo
sent_receive\rcv_v.prj
sent_receive\rcv_v.lso
sent_receive\rcv_v.cmd_log
sent_receive\rcv_v.syr
sent_receive\rcv_v.ngr
sent_receive\rcv_v.ngc
sent_receive\rcv_v.stx
sent_receive\rcv_v_summary.html
sent_receive\rcv_tbw_bencher.prj
sent_receive\rcv_tbw.xwv
sent_receive\rcv_tbw.xwv_bak
sent_receive\rcv_tbw.vhw
sent_receive\rcv_tbw.ant
sent_receive\rcv_tbw.tbw
sent_receive\fa_v.spl
sent_receive\rcv_tbw.udo
sent_receive\__projnav\sent_receive.gfl
sent_receive\__projnav\sumrpt_tcl.rsp
sent_receive\__projnav\runXst_tcl.rsp
sent_receive\__projnav\sent_receive_flowplus.gfl
sent_receive\__projnav\fa_v.xst
sent_receive\__projnav\rcv_v.xst
sent_receive\__projnav\sent_receive_sch_jhdparse_tcl.rsp
sent_receive\__projnav\xst_sprjTOstx_tcl.rsp
sent_receive\__projnav\sent_receive_sch.xst
sent_receive\rcv_tbw.fdo
sent_receive\fa_v.sym
sent_receive\rcv_v.spl
sent_receive\pepExtractor.prj
sent_receive\fa_tbw.xwv
sent_receive\fa_tbw.xwv_bak
sent_receive\rcv_v.sym
sent_receive\sent_receive_sch.sch
sent_receive\prjname.lso
sent_receive\fa_tbw.tbw
sent_receive\sent_receive_sch.cmd_log
sent_receive\sent_receive_sch.vhf
sent_receive\sent_receive_tbw_bencher.prj
sent_receive\sent_receive_tbw.xwv
sent_receive\sent_receive_tbw.xwv_bak
sent_receive\sent_receive_tbw.vhw
sent_receive\sent_receive_tbw.ant
sent_receive\sent_receive_tbw.tbw
sent_receive\sent_receive_sch.prj
sent_receive\sent_receive_tbw.udo
sent_receive\sent_receive_tbw.fdo
sent_receive\sent_receive_sch.lso
sent_receive\__projnav.log
sent_receive\automake.log
sent_receive\fa_v.prj
sent_receive\isim.cmd
sent_receive\fa_v.cmd_log
sent_receive\sent_receive_sch.stx
sent_receive\results.txt
sent_receive\fa_v.syr
sent_receive\sent_receive_sch_vhdl.prj
sent_receive\fa_v.lso
sent_receive\xst\work\sub00\vhpl00.vho
sent_receive\xst\work\sub00\vhpl01.vho
sent_receive\xst\work\sub00\vhpl02.vho
sent_receive\xst\work\sub00\vhpl03.vho
sent_receive\xst\work\sub00\vhpl04.vho
sent_receive\xst\work\sub00\vhpl05.vho
sent_receive\xst\work\hdllib.ref
sent_receive\xst\work\hdpdeps.ref
sent_receive\sent_receive_tbw.jhd
sent_receive\fa_tbw.jhd
sent_receive\fa_v_summary.html
sent_receive\rcv_tbw_beh.prj
sent_receive\rcv_tbw.isim_beh_prj
sent_receive\xilinxsim.ini
sent_receive\rcv_tbw_isim_beh.exe
sent_receive\rcv_tbw.isim_beh_exe
sent_receive\rcv_tbw.isim_beh_log
sent_receive\isimwavedata.xwv
sent_receive\isim.hdlsourcefiles
sent_receive\fa_tbw_isim_beh.exe
sent_receive\fa_tbw.isim_beh_log
sent_receive\sent_receive_tbw_beh.prj
sent_receive\sent_receive_tbw.isim_beh_prj
sent_receive\unisim.auxlib\vcomponents\vcomponents.h
sent_receive\unisim.auxlib\vcomponents\mingw\vcomponents.obj
sent_receive\unisim.auxlib\hdllib.ref
sent_receive\sent_receive_tbw_isim_beh.exe
sent_receive\sent_receive_tbw.isim_beh_exe
sent_receive\sent_receive_tbw.isim_beh_log
sent_receive\sent_receive_sch_summary.html
sent_receive\fa_tbw_gen.prj
sent_receive\fa_tbw.isim_gen_prj
sent_receive\isim\work\sub00\vhpl00.vho
sent_receive\isim\work\sub00\vhpl01.vho
sent_receive\isim\work\sub00\vhpl02.vho
sent_receive\isim\work\sub00\vhpl03.vho
sent_receive\isim\work\sub00\vhpl04.vho
sent_receive\isim\work\sub00\vhpl05.vho
sent_receive\isim\work\sub00\vhpl06.vho
sent_receive\isim\work\sub00\vhpl07.vho
sent_receive\isim\work\sub00\vhpl08.vho
sent_receive\isim\work\sub00\vhpl09.vho
sent_receive\isim\work\sub00\vhpl10.vho
sent_receive\isim\work\sub00\vhpl11.vho
sent_receive\isim\work\hdllib.ref
sent_receive\isim\work\fa_v\entity.h
sent_receive\isim\work\fa_v\entity.cpp
sent_receive\isim\work\fa_v\behavioral.h
sent_receive\isim\work\fa_v\mingw\behavioral.obj
sent_receive\isim\work\fa_tbw\entity.h
sent_receive\isim\work\fa_tbw\entity.cpp
sent_receive\isim\work\fa_tbw\testbench_arch.h
sent_receive\isim\work\fa_tbw\mingw\testbench_arch.obj
sent_receive\isim\work\fa_tbw\xsimtestbench_arch.cpp
sent_receive\isim\work\rcv_v\entity.h
sent_receive\isim\work\rcv_v\entity.cpp
sent_receive\isim\work\rcv_v\behavioral.h
sent_receive\isim\work\rcv_v\mingw\behavioral.obj
sent_receive\isim\work\rcv_tbw\entity.h
sent_receive\isim\work\rcv_tbw\entity.cpp
sent_receive\isim\work\rcv_tbw\testbench_arch.h
sent_receive\isim\work\rcv_tbw\mingw\testbench_arch.obj
sent_receive\isim\work\rcv_tbw\xsimtestbench_arch.cpp
sent_receive\isim\work\hdpdeps.ref
sent_receive\isim\work\sent_receive_sch\entity.h
sent_receive\isim\work\sent_receive_sch\entity.cpp
sent_receive\isim\work\sent_receive_sch\behavioral.h
sent_receive\isim\work\sent_receive_sch\mingw\behavioral.obj
sent_receive\isim\work\sent_receive_tbw\entity.h
sent_receive\isim\work\sent_receive_tbw\entity.cpp
sent_receive\isim\work\sent_receive_tbw\testbench_arch.h
sent_receive\isim\work\sent_receive_tbw\mingw\testbench_arch.obj
sent_receive\isim\work\sent_receive_tbw\xsimtestbench_arch.cpp
sent_receive\fa_tbw.isim_gen_exe
sent_receive\isim.tmp_save\_1
sent_receive\fa_tbw_tbxr.exe
sent_receive\isim.log
sent_receive\fa_tbw.ano
sent_receive\fa_tbw_beh.prj
sent_receive\fa_tbw.isim_beh_prj
sent_receive\fa_tbw.isim_beh_exe
sent_receive\fa_tbw.udo
sent_receive\fa_tbw.fdo
sent_receive\transcript
sent_receive\work\_info
sent_receive\work\fa_v\_primary.dat
sent_receive\work\fa_v\behavioral.dat
sent_receive\work\fa_tbw\_primary.dat
sent_receive\work\fa_tbw\testbench_arch.dat
sent_receive\work\_opt\__model_tech_.._std__info
sent_receive\work\_opt\__model_tech_.._ieee__info
sent_receive\work\_opt\work__info
sent_receive\work\_opt\_deps
sent_receive\work\_opt\E__Xilinx_vhdl_mti_se_unisim__info
sent_receive\work\_opt\E__Xilinx_vhdl_mti_se_unisim_vcomponents__vhdl.asm
sent_receive\work\_opt\work_fa_v_behavioral.asm
sent_receive\work\_opt\work_rcv_v_behavioral.asm
sent_receive\work\_opt\work_sent_receive_sch_behavioral.asm
sent_receive\work\_opt\work_sent_receive_tbw_testbench_arch.asm
sent_receive\work\fa2_tbw\_primary.dat
sent_receive\work\fa2_tbw\testbench_arch.dat
sent_receive\work\_opt1\__model_tech_.._std__info
sent_receive\work\_opt1\__model_tech_.._ieee__info
sent_receive\work\_opt1\work__info
sent_receive\work\_opt1\work_fa_v_behavioral.asm
sent_receive\work\_opt1\work_fa2_tbw_testbench_arch.asm
sent_receive\work\_opt1\_deps
sent_receive\work\rcv_v\_primary.dat
sent_receive\work\rcv_v\behavioral.dat
sent_receive\work\rcv_tbw\_primary.dat
sent_receive\work\rcv_tbw\testbench_arch.dat
sent_receive\work\_opt2\__model_tech_.._std__info
sent_receive\work\_opt2\__model_tech_.._ieee__info
sent_receive\work\_opt2\work__info
sent_receive\work\_opt2\work_rcv_v_behavioral.asm
sent_receive\work\_opt2\_deps
sent_receive\work\_opt2\work_rcv_tbw_testbench_arch.asm
sent_receive\work\sent_receive_sch\_primary.dat
sent_receive\work\sent_receive_sch\behavioral.dat
sent_receive\work\sent_receive_tbw\_primary.dat
sent_receive\work\sent_receive_tbw\testbench_arch.dat
sent_receive\xst\dump.xst\fa_v.prj\ngx\opt
sent_receive\xst\dump.xst\fa_v.prj\ngx\notopt
sent_receive\xst\dump.xst\rcv_v.prj\ngx\opt
sent_receive\xst\dump.xst\rcv_v.prj\ngx\notopt
sent_receive\xst\dump.xst\fa_v.prj\ngx
sent_receive\xst\dump.xst\rcv_v.prj\ngx
sent_receive\isim\work\fa_v\mingw
sent_receive\isim\work\fa_tbw\mingw
sent_receive\isim\work\rcv_v\mingw
sent_receive\isim\work\rcv_tbw\mingw
sent_receive\isim\work\sent_receive_sch\mingw
sent_receive\isim\work\sent_receive_tbw\mingw
sent_receive\xst\work\sub00
sent_receive\xst\dump.xst\fa_v.prj
sent_receive\xst\dump.xst\rcv_v.prj
sent_receive\unisim.auxlib\vcomponents\mingw
sent_receive\isim\work\sub00
sent_receive\isim\work\fa_v
sent_receive\isim\work\fa_tbw
sent_receive\isim\work\rcv_v
sent_receive\isim\work\rcv_tbw
sent_receive\isim\work\sent_receive_sch
sent_receive\isim\work\sent_receive_tbw
sent_receive\xst\work
sent_receive\xst\dump.xst
sent_receive\unisim.auxlib\vcomponents
sent_receive\isim\work
sent_receive\work\_temp
sent_receive\work\fa_v
sent_receive\work\fa_tbw
sent_receive\work\_opt
sent_receive\work\fa2_tbw
sent_receive\work\_opt1
sent_receive\work\rcv_v
sent_receive\work\rcv_tbw
sent_receive\work\_opt2
sent_receive\work\sent_receive_sch
sent_receive\work\sent_receive_tbw
sent_receive\_xmsgs
sent_receive\__projnav
sent_receive\xst
sent_receive\unisim.auxlib
sent_receive\isim
sent_receive\isim.tmp_save
sent_receive\work
sent_receive