文件名称:fpga_fifo_0122_02
介绍说明－－下载内容均来自于网络，请自行研究使用
可以在里面修改协议.主要是cmos---fpga--usb(68013a)中除68013a部分的程序-To amend the agreement in the inside. Mainly cmos-fpga usb (68013a), except part of the procedure 68013a
相关搜索： 68013
68013
fpga
USB
FPGA
68013A
USB
68013
FPGA
68013
VHDL
USB
cmos
fpga
USB
to
FPGA
68013A
FP
68013
fpga
USB
FPGA
68013A
USB
68013
FPGA
68013
VHDL
USB
cmos
fpga
USB
to
FPGA
68013A
FP
(系统自动生成,下载前可以参看下载内容)
下载文件列表
fpga_fifo_0122_02
.................\component
.................\constraint
.................\coreconsole
.................\designer
.................\........\impl1
.................\........\.....\simulation
.................\........\impl2
.................\........\.....\designer_genhdl.log
.................\........\.....\fpga_core.tcl
.................\........\.....\simulation
.................\hdl
.................\...\fifo_fpga_1280x8.v
.................\...\fifo_fpga_1280x8.v.bak
.................\new.prj
.................\phy_synthesis
.................\simulation
.................\..........\fifo_fpga_R0C0.mem
.................\..........\fifo_fpga_R1C0.mem
.................\..........\fifo_fpga_R2C0.mem
.................\..........\meminit.dat
.................\..........\modelsim.ini
.................\..........\modelsim.ini.sav
.................\..........\modelsim.log
.................\..........\presynth
.................\..........\........\ctr_data_tb
.................\..........\........\...........\verilog.psm
.................\..........\........\...........\_primary.dat
.................\..........\........\...........\_primary.vhd
.................\..........\........\fifo_fpga
.................\..........\........\.........\verilog.psm
.................\..........\........\.........\_primary.dat
.................\..........\........\.........\_primary.vhd
.................\..........\........\fifo_fpga1280x8
.................\..........\........\...............\verilog.psm
.................\..........\........\...............\_primary.dat
.................\..........\........\...............\_primary.vhd
.................\..........\........\fpga_core
.................\..........\........\.........\verilog.psm
.................\..........\........\.........\_primary.dat
.................\..........\........\.........\_primary.vhd
.................\..........\........\fpga_core_tb
.................\..........\........\............\verilog.psm
.................\..........\........\............\_primary.dat
.................\..........\........\............\_primary.vhd
.................\..........\........\fpga_fpga_1280x8_tb
.................\..........\........\...................\verilog.psm
.................\..........\........\...................\_primary.dat
.................\..........\........\...................\_primary.vhd
.................\..........\........\_info
.................\..........\........\_temp
.................\..........\recv_data.dat
.................\..........\rec_data.dat
.................\..........\run.do
.................\..........\uart_send_data.dat
.................\..........\uart_send_data.dat.bak
.................\..........\vsim.wlf
.................\smartgen
.................\........\clk_pll
.................\........\.......\clk_pll.cxf
.................\........\.......\clk_pll.gen
.................\........\.......\clk_pll.log
.................\........\.......\clk_pll.v
.................\........\clk_pll_work.ixf
.................\........\fifo_fpga
.................\........\.........\fifo_fpga.shx
.................\........\.........\fifo_fpga_R0C0.mem
.................\........\.........\fifo_fpga_R1C0.mem
.................\........\.........\fifo_fpga_R2C0.mem
.................\........\fifo_fpga1280x8
.................\........\...............\fifo_fpga1280x8.cxf
.................\........\...............\fifo_fpga1280x8.gen
.................\........\...............\fifo_fpga1280x8.log
.................\........\...............\fifo_fpga1280x8.v
.................\........\fifo_fpga1280x8_work.ixf
.................\........\smartgen.aws
.................\stimulus
.................\........\BtimErrors.log
.................\........\ctr_data_tb.v
.................\........\ctr_data_tb.v.bak
.................\........\fifo_fpga_1280x8_tb.v
.................\........\files_to_build.txt
.................\........\fpga_core.dsk
.................\........\fpga_core.hpj
.................\........\fpga_core_tb.v
.................\........\fpga_core_tb.v.ba
.................\component
.................\constraint
.................\coreconsole
.................\designer
.................\........\impl1
.................\........\.....\simulation
.................\........\impl2
.................\........\.....\designer_genhdl.log
.................\........\.....\fpga_core.tcl
.................\........\.....\simulation
.................\hdl
.................\...\fifo_fpga_1280x8.v
.................\...\fifo_fpga_1280x8.v.bak
.................\new.prj
.................\phy_synthesis
.................\simulation
.................\..........\fifo_fpga_R0C0.mem
.................\..........\fifo_fpga_R1C0.mem
.................\..........\fifo_fpga_R2C0.mem
.................\..........\meminit.dat
.................\..........\modelsim.ini
.................\..........\modelsim.ini.sav
.................\..........\modelsim.log
.................\..........\presynth
.................\..........\........\ctr_data_tb
.................\..........\........\...........\verilog.psm
.................\..........\........\...........\_primary.dat
.................\..........\........\...........\_primary.vhd
.................\..........\........\fifo_fpga
.................\..........\........\.........\verilog.psm
.................\..........\........\.........\_primary.dat
.................\..........\........\.........\_primary.vhd
.................\..........\........\fifo_fpga1280x8
.................\..........\........\...............\verilog.psm
.................\..........\........\...............\_primary.dat
.................\..........\........\...............\_primary.vhd
.................\..........\........\fpga_core
.................\..........\........\.........\verilog.psm
.................\..........\........\.........\_primary.dat
.................\..........\........\.........\_primary.vhd
.................\..........\........\fpga_core_tb
.................\..........\........\............\verilog.psm
.................\..........\........\............\_primary.dat
.................\..........\........\............\_primary.vhd
.................\..........\........\fpga_fpga_1280x8_tb
.................\..........\........\...................\verilog.psm
.................\..........\........\...................\_primary.dat
.................\..........\........\...................\_primary.vhd
.................\..........\........\_info
.................\..........\........\_temp
.................\..........\recv_data.dat
.................\..........\rec_data.dat
.................\..........\run.do
.................\..........\uart_send_data.dat
.................\..........\uart_send_data.dat.bak
.................\..........\vsim.wlf
.................\smartgen
.................\........\clk_pll
.................\........\.......\clk_pll.cxf
.................\........\.......\clk_pll.gen
.................\........\.......\clk_pll.log
.................\........\.......\clk_pll.v
.................\........\clk_pll_work.ixf
.................\........\fifo_fpga
.................\........\.........\fifo_fpga.shx
.................\........\.........\fifo_fpga_R0C0.mem
.................\........\.........\fifo_fpga_R1C0.mem
.................\........\.........\fifo_fpga_R2C0.mem
.................\........\fifo_fpga1280x8
.................\........\...............\fifo_fpga1280x8.cxf
.................\........\...............\fifo_fpga1280x8.gen
.................\........\...............\fifo_fpga1280x8.log
.................\........\...............\fifo_fpga1280x8.v
.................\........\fifo_fpga1280x8_work.ixf
.................\........\smartgen.aws
.................\stimulus
.................\........\BtimErrors.log
.................\........\ctr_data_tb.v
.................\........\ctr_data_tb.v.bak
.................\........\fifo_fpga_1280x8_tb.v
.................\........\files_to_build.txt
.................\........\fpga_core.dsk
.................\........\fpga_core.hpj
.................\........\fpga_core_tb.v
.................\........\fpga_core_tb.v.ba