文件名称:shiyan6
介绍说明－－下载内容均来自于网络，请自行研究使用
使用Verilog实现十分进和六进制，并组合成六十进制-Verilog is used to achieve progress and six band, and combined into six decimal
(系统自动生成,下载前可以参看下载内容)
下载文件列表
shiyan6\counter.bsf
.......\counter10.bsf
.......\counter10.v
.......\counter10.v.bak
.......\counter6.bsf
.......\counter6.v
.......\db\example6.db_info
.......\..\example6.eco.cdb
.......\..\example6.sld_design_entry.sci
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_example6.map.qmsg
.......\..\prev_cmp_example6.qmsg
.......\example5.bsf
.......\example6.asm.rpt
.......\example6.bdf
.......\example6.cdf
.......\example6.done
.......\example6.eda.rpt
.......\example6.fit.eqn
.......\example6.fit.rpt
.......\example6.fit.smsg
.......\example6.fit.summary
.......\example6.flow.rpt
.......\example6.map.eqn
.......\example6.map.rpt
.......\example6.map.summary
.......\example6.pin
.......\example6.pof
.......\example6.qpf
.......\example6.qsf
.......\example6.qws
.......\example6.sof
.......\example6.tan.rpt
.......\example6.tan.summary
.......\example6_assignment_defaults.qdf
.......\fenpin.bsf
.......\fenpin.v
.......\incremental_db\compiled_partitions\example6.root_partition.map.kpt
.......\..............\README
.......\serv_req_info.txt
.......\.imulation\modelsim\example6.sft
.......\..........\........\example6.vho
.......\..........\........\example6_modelsim.xrf
.......\..........\........\example6_vhd.sdo
.......\timing\primetime\example6.vho
.......\......\.........\example6_pt_vhd.tcl
.......\......\.........\example6_vhd.sdo
.......\incremental_db\compiled_partitions
.......\simulation\modelsim
.......\timing\primetime
.......\db
.......\incremental_db
.......\simulation
.......\timing
shiyan6
.......\counter10.bsf
.......\counter10.v
.......\counter10.v.bak
.......\counter6.bsf
.......\counter6.v
.......\db\example6.db_info
.......\..\example6.eco.cdb
.......\..\example6.sld_design_entry.sci
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_example6.map.qmsg
.......\..\prev_cmp_example6.qmsg
.......\example5.bsf
.......\example6.asm.rpt
.......\example6.bdf
.......\example6.cdf
.......\example6.done
.......\example6.eda.rpt
.......\example6.fit.eqn
.......\example6.fit.rpt
.......\example6.fit.smsg
.......\example6.fit.summary
.......\example6.flow.rpt
.......\example6.map.eqn
.......\example6.map.rpt
.......\example6.map.summary
.......\example6.pin
.......\example6.pof
.......\example6.qpf
.......\example6.qsf
.......\example6.qws
.......\example6.sof
.......\example6.tan.rpt
.......\example6.tan.summary
.......\example6_assignment_defaults.qdf
.......\fenpin.bsf
.......\fenpin.v
.......\incremental_db\compiled_partitions\example6.root_partition.map.kpt
.......\..............\README
.......\serv_req_info.txt
.......\.imulation\modelsim\example6.sft
.......\..........\........\example6.vho
.......\..........\........\example6_modelsim.xrf
.......\..........\........\example6_vhd.sdo
.......\timing\primetime\example6.vho
.......\......\.........\example6_pt_vhd.tcl
.......\......\.........\example6_vhd.sdo
.......\incremental_db\compiled_partitions
.......\simulation\modelsim
.......\timing\primetime
.......\db
.......\incremental_db
.......\simulation
.......\timing
shiyan6