文件名称:ssimple_spi_li
介绍说明－－下载内容均来自于网络，请自行研究使用
sip接口的主控制器代码和从控制器代码，使用寄存器基于SPPI接口的通讯，包括仿真，综合的结果，
-the sip interface master controller code and code from the controller, use register-based the SPPI interface of communication, including simulation, synthesis results
-the sip interface master controller code and code from the controller, use register-based the SPPI interface of communication, including simulation, synthesis results
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ssimple_spi_li\simple_spi\tags\initial\rtl\verilog\fifo4.v
..............\..........\....\.......\...\.......\simple_spi_top.v
..............\..........\.runk\bench\verilog\spi_slave_model.v
..............\..........\.....\.....\.......\tst_bench_top.v
..............\..........\.....\.....\.......\wb_master_model.v
..............\..........\.....\doc\simple_spi.pdf
..............\..........\.....\...\.rc\simple_spi.doc
..............\..........\.....\rtl\verilog\fifo4.v
..............\..........\.....\...\.......\simple_spi_top.v
..............\..........\.....\sim\rtl_sim\bin\Makefile
..............\..........\.....\...\.......\run\Makefile
..............\..........\.....\...\.......\...\ncsim.log
..............\..........\.....\...\.......\...\ncvlog.log
..............\..........\.....\...\.......\...\..work\cds.lib
..............\..........\.....\...\.......\...\......\hdl.var
..............\..........\.....\...\.......\...\......\work\.cdsvmod
..............\..........\.....\...\.......\...\......\....\.inca.db.135.linux
..............\..........\.....\...\.......\...\......\....\.inca.db.148.lnx86
..............\..........\.....\...\.......\...\......\....\inca.linux.135.pak
..............\..........\.....\...\.......\...\......\....\inca.lnx86.148.pak
..............\..........\.....\...\.......\...\simvision.sv
..............\..........\.....\...\.......\...\stdout.log
..............\..........\.....\...\.......\...\waves\waves.do
..............\..........\.....\...\.......\...\ncwork\work
..............\..........\.....\...\.......\...\ncwork
..............\..........\.....\...\.......\...\waves
..............\..........\.ags\initial\rtl\verilog
..............\..........\.runk\sim\rtl_sim\bin
..............\..........\.....\...\.......\run
..............\..........\.ags\initial\rtl
..............\..........\.runk\bench\verilog
..............\..........\.....\doc\src
..............\..........\.....\rtl\verilog
..............\..........\.....\sim\rtl_sim
..............\..........\.ags\initial
..............\..........\.runk\bench
..............\..........\.....\doc
..............\..........\.....\rtl
..............\..........\.....\sim
..............\..........\branches
..............\..........\tags
..............\..........\trunk
..............\..........\web_uploads
..............\simple_spi
ssimple_spi_li