文件名称:ddr_cntl_a_withtb
介绍说明－－下载内容均来自于网络，请自行研究使用
arm控制FPGA的DDR测试代码，共享一下-arm control FPGA DDR test code sharing what
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 85375557ddr_cntl_a_withtb.rar 列表 ddr_cntl_a_withtb\bin\kdvm264024000.bin ddr_cntl_a_withtb\bin\kdvm264024000.prm ddr_cntl_a_withtb\bin\kdvm264024000.sig ddr_cntl_a_withtb\bin ddr_cntl_a_withtb\datasheet.txt ddr_cntl_a_withtb\ddr_cntl_a.bgn ddr_cntl_a_withtb\ddr_cntl_a.bit ddr_cntl_a_withtb\ddr_cntl_a.bld ddr_cntl_a_withtb\ddr_cntl_a.cel ddr_cntl_a_withtb\ddr_cntl_a.cmd_log ddr_cntl_a_withtb\ddr_cntl_a.drc ddr_cntl_a_withtb\ddr_cntl_a.lfp ddr_cntl_a_withtb\ddr_cntl_a.lso ddr_cntl_a_withtb\ddr_cntl_a.ncd ddr_cntl_a_withtb\ddr_cntl_a.ngc ddr_cntl_a_withtb\ddr_cntl_a.ngd ddr_cntl_a_withtb\ddr_cntl_a.ngr ddr_cntl_a_withtb\ddr_cntl_a.pad ddr_cntl_a_withtb\ddr_cntl_a.par ddr_cntl_a_withtb\ddr_cntl_a.pcf ddr_cntl_a_withtb\ddr_cntl_a.prj ddr_cntl_a_withtb\ddr_cntl_a.stx ddr_cntl_a_withtb\ddr_cntl_a.syr ddr_cntl_a_withtb\ddr_cntl_a.twr ddr_cntl_a_withtb\ddr_cntl_a.twx ddr_cntl_a_withtb\ddr_cntl_a.ucf ddr_cntl_a_withtb\ddr_cntl_a.unroutes ddr_cntl_a_withtb\ddr_cntl_a.ut ddr_cntl_a_withtb\ddr_cntl_a.v ddr_cntl_a_withtb\ddr_cntl_a.xpi ddr_cntl_a_withtb\ddr_cntl_a.xst ddr_cntl_a_withtb\ddr_cntl_a_addr_gen_0.v ddr_cntl_a_withtb\ddr_cntl_a_cal_ctl_0.v ddr_cntl_a_withtb\ddr_cntl_a_cal_top.v ddr_cntl_a_withtb\ddr_cntl_a_clk_dcm.v ddr_cntl_a_withtb\ddr_cntl_a_cmd_fsm_0.v ddr_cntl_a_withtb\ddr_cntl_a_cmp_data_0.v ddr_cntl_a_withtb\ddr_cntl_a_controller_0.v ddr_cntl_a_withtb\ddr_cntl_a_controller_iobs_0.v ddr_cntl_a_withtb\ddr_cntl_a_data_path_0.v ddr_cntl_a_withtb\ddr_cntl_a_data_path_iobs_0.v ddr_cntl_a_withtb\ddr_cntl_a_data_path_rst.v ddr_cntl_a_withtb\ddr_cntl_a_data_read_0.v ddr_cntl_a_withtb\ddr_cntl_a_data_read_controller_0.v ddr_cntl_a_withtb\ddr_cntl_a_data_write_0.v ddr_cntl_a_withtb\ddr_cntl_a_ddr1_dm_0.v ddr_cntl_a_withtb\ddr_cntl_a_ddr1_test_bench_0.v ddr_cntl_a_withtb\ddr_cntl_a_dqs_delay.v ddr_cntl_a_withtb\ddr_cntl_a_fifo_0_wr_en_0.v ddr_cntl_a_withtb\ddr_cntl_a_fifo_1_wr_en_0.v ddr_cntl_a_withtb\ddr_cntl_a_fpga_editor.log ddr_cntl_a_withtb\ddr_cntl_a_glbl.v ddr_cntl_a_withtb\ddr_cntl_a_infrastructure.v ddr_cntl_a_withtb\ddr_cntl_a_infrastructure_iobs_0.v ddr_cntl_a_withtb\ddr_cntl_a_infrastructure_top.v ddr_cntl_a_withtb\ddr_cntl_a_iobs_0.v ddr_cntl_a_withtb\ddr_cntl_a_last_par.ncd ddr_cntl_a_withtb\ddr_cntl_a_lfsr32_0.v ddr_cntl_a_withtb\ddr_cntl_a_main_0.v ddr_cntl_a_withtb\ddr_cntl_a_map.mrp ddr_cntl_a_withtb\ddr_cntl_a_map.ncd ddr_cntl_a_withtb\ddr_cntl_a_map.ngm ddr_cntl_a_withtb\ddr_cntl_a_mybufg_0.v ddr_cntl_a_withtb\ddr_cntl_a_pad.csv ddr_cntl_a_withtb\ddr_cntl_a_pad.txt ddr_cntl_a_withtb\ddr_cntl_a_parameters_0.v ddr_cntl_a_withtb\ddr_cntl_a_RAM8D_0.v ddr_cntl_a_withtb\ddr_cntl_a_rd_gray_cntr.v ddr_cntl_a_withtb\ddr_cntl_a_s3_ddr_iob.v ddr_cntl_a_withtb\ddr_cntl_a_s3_dqs_iob.v ddr_cntl_a_withtb\ddr_cntl_a_summary.html ddr_cntl_a_withtb\ddr_cntl_a_tap_dly_0.v ddr_cntl_a_withtb\ddr_cntl_a_top_0.v ddr_cntl_a_withtb\ddr_cntl_a_vhdl.prj ddr_cntl_a_withtb\ddr_cntl_a_withtb.ipf ddr_cntl_a_withtb\ddr_cntl_a_withtb.ise ddr_cntl_a_withtb\ddr_cntl_a_withtb.ise_ISE_Backup ddr_cntl_a_withtb\ddr_cntl_a_wr_gray_cntr.v ddr_cntl_a_withtb\ddr_cntl_a_xmdf.tcl ddr_cntl_a_withtb\docs\768c.pdf ddr_cntl_a_withtb\docs\adr_cntrl_timingsheet_0.xls ddr_cntl_a_withtb\docs\read_timingsheet_0.xls ddr_cntl_a_withtb\docs\write_timingsheet_0.xls ddr_cntl_a_withtb\docs ddr_cntl_a_withtb\KDVM264024000.bin ddr_cntl_a_withtb\KDVM264024000.prm ddr_cntl_a_withtb\KDVM264024000.sig ddr_cntl_a_withtb\log.txt ddr_cntl_a_withtb\mig.prj ddr_cntl_a_withtb\par\ddr_cntl_a.ucf ddr_cntl_a_withtb\par\ise_flow.bat ddr_cntl_a_withtb\par\ise_run.txt ddr_cntl_a_withtb\par\mem_interface_top.ut ddr_cntl_a_withtb\par ddr_cntl_a_withtb\rtl\ddr_cntl_a.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_addr_gen_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_cal_ctl_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_cal_top.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_clk_dcm.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_cmd_fsm_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_cmp_data_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_controller_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_controller_iobs_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_path_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_path_iobs_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_path_rst.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_read_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_read_controller_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_data_write_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_ddr1_dm_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_ddr1_test_bench_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_dqs_delay.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_fifo_0_wr_en_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_fifo_1_wr_en_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_glbl.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_infrastructure.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_infrastructure_iobs_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_infrastructure_top.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_iobs_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_lfsr32_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_main_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_mybufg_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_parameters_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_RAM8D_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_rd_gray_cntr.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_s3_ddr_iob.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_s3_dqs_iob.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_tap_dly_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_top_0.v ddr_cntl_a_withtb\rtl\ddr_cntl_a_wr_gray_cntr.v ddr_cntl_a_withtb\rtl ddr_cntl_a_withtb\sim\ddr.v ddr_cntl_a_withtb\sim\ddr1_test_tb.v ddr_cntl_a_withtb\sim\ddr_parameters.v ddr_cntl_a_withtb\sim\Readme.txt ddr_cntl_a_withtb\sim ddr_cntl_a_withtb\synth\ddr_cntl_a.lso ddr_cntl_a_withtb\synth\ddr_cntl_a.prj ddr_cntl_a_withtb\synth\ddr_cntl_a.sdc ddr_cntl_a_withtb\synth\ddr_cntl_a_script_pre_0.tcl ddr_cntl_a_withtb\synth\mem_interface_top.xcf ddr_cntl_a_withtb\synth\mem_interface_top_synp.sdc ddr_cntl_a_withtb\synth\script_pre1.tcl ddr_cntl_a_withtb\synth\script_synp.tcl ddr_cntl_a_withtb\synth ddr_cntl_a_withtb\xst\dump.xst\ddr_cntl_a.prj\ngx\notopt ddr_cntl_a_withtb\xst\dump.xst\ddr_cntl_a.prj\ngx\opt ddr_cntl_a_withtb\xst\dump.xst\ddr_cntl_a.prj\ngx ddr_cntl_a_withtb\xst\dump.xst\ddr_cntl_a.prj ddr_cntl_a_withtb\xst\dump.xst ddr_cntl_a_withtb\xst\projnav.tmp ddr_cntl_a_withtb\xst\work\hdllib.ref ddr_cntl_a_withtb\xst\work\vlg00\ddr__cntl__a___r_a_m8_d__0.bin ddr_cntl_a_withtb\xst\work\vlg00 ddr_cntl_a_withtb\xst\work\vlg02\ddr__cntl__a__wr__gray__cntr.bin ddr_cntl_a_withtb\xst\work\vlg02 ddr_cntl_a_withtb\xst\work\vlg03\ddr__cntl__a__data__path__rst.bin ddr_cntl_a_withtb\xst\work\vlg03 ddr_cntl_a_withtb\xst\work\vlg0C\ddr__cntl__a__addr__gen__0.bin ddr_cntl_a_withtb\xst\work\vlg0C ddr_cntl_a_withtb\xst\work\vlg0E\ddr__cntl__a__data__path__0.bin ddr_cntl_a_withtb\xst\work\vlg0E ddr_cntl_a_withtb\xst\work\vlg11\ddr__cntl__a__data__read__0.bin ddr_cntl_a_withtb\xst\work\vlg11\ddr__cntl__a__main__0.bin ddr_cntl_a_withtb\xst\work\vlg11 ddr_cntl_a_withtb\xst\work\vlg12\ddr__cntl__a__cal__ctl__0.bin ddr_cntl_a_withtb\xst\work\vlg12 ddr_cntl_a_withtb\xst\work\vlg13\ddr__cntl__a__rd__gray__cntr.bin ddr_cntl_a_withtb\xst\work\vlg13 ddr_cntl_a_withtb\xst\work\vlg21\ddr__cntl__a__cmp__data__0.bin ddr_cntl_a_withtb\xst\work\vlg21 ddr_cntl_a_withtb\xst\work\vlg25\ddr__cntl__a__ddr1__test__bench__0.bin ddr_cntl_a_withtb\xst\work\vlg25 ddr_cntl_a_withtb\xst\work\vlg28\ddr__cntl__a__infrastructure__top.bin ddr_cntl_a_withtb\xst\work\vlg28 ddr_cntl_a_withtb\xst\work\vlg2E\ddr__cntl__a__fifo__1__wr__en__0.bin ddr_cntl_a_withtb\xst\work\vlg2E ddr_cntl_a_withtb\xst\work\vlg2F\ddr__cntl__a__ddr1__dm__0.bin ddr_cntl_a_withtb\xst\work\vlg2F ddr_cntl_a_withtb\xst\work\vlg31\ddr__cntl__a__infrastructure__iobs__0.bin ddr_cntl_a_withtb\xst\work\vlg31\ddr__cntl__a__s3__ddr__iob.bin ddr_cntl_a_withtb\xst\work\vlg31 ddr_cntl_a_withtb\xst\work\vlg32\ddr__cntl__a.bin ddr_cntl_a_withtb\xst\work\vlg32 ddr_cntl_a_withtb\xst\work\vlg33\ddr__cntl__a__cal__top.bin ddr_cntl_a_withtb\xst\work\vlg33 ddr_cntl_a_withtb\xst\work\vlg36\ddr__cntl__a__infrastructure.bin ddr_cntl_a_withtb\xst\work\vlg36 ddr_cntl_a_withtb\xst\work\vlg3A\ddr__cntl__a__clk__dcm.bin ddr_cntl_a_withtb\xst\work\vlg3A ddr_cntl_a_withtb\xst\work\vlg3C\ddr__cntl__a__data__write__0.bin ddr_cntl_a_withtb\xst\work\vlg3C ddr_cntl_a_withtb\xst\work\vlg40\ddr__cntl__a__lfsr32__0.bin ddr_cntl_a_withtb\xst\work\vlg40 ddr_cntl_a_withtb\xst\work\vlg4D\ddr__cntl__a__fifo__0__wr__en__0.bin ddr_cntl_a_withtb\xst\work\vlg4D ddr_cntl_a_withtb\xst\work\vlg4F\ddr__cntl__a__top__0.bin ddr_cntl_a_withtb\xst\work\vlg4F ddr_cntl_a_withtb\xst\work\vlg52\ddr__cntl__a__data__path__iobs__0.bin ddr_cntl_a_withtb\xst\work\vlg52 ddr_cntl_a_withtb\xst\work\vlg53\ddr__cntl__a__s3__dqs__iob.bin ddr_cntl_a_withtb\xst\work\vlg53 ddr_cntl_a_withtb\xst\work\vlg55\ddr__cntl__a__cmd__fsm__0.bin ddr_cntl_a_withtb\xst\work\vlg55 ddr_cntl_a_withtb\xst\work\vlg68\ddr__cntl__a__controller__0.bin ddr_cntl_a_withtb\xst\work\vlg68 ddr_cntl_a_withtb\xst\work\vlg73\ddr__cntl__a__dqs__delay.bin ddr_cntl_a_withtb\xst\work\vlg73 ddr_cntl_a_withtb\xst\work\vlg74\ddr__cntl__a__controller__iobs__0.bin ddr_cntl_a_withtb\xst\work\vlg74 ddr_cntl_a_withtb\xst\work\vlg75\ddr__cntl__a__tap__dly__0.bin ddr_cntl_a_withtb\xst\work\vlg75 ddr_cntl_a_withtb\xst\work\vlg7A\ddr__cntl__a__mybufg__0.bin ddr_cntl_a_withtb\xst\work\vlg7A ddr_cntl_a_withtb\xst\work\vlg7C\ddr__cntl__a__data__read__controller__0.bin ddr_cntl_a_withtb\xst\work\vlg7C ddr_cntl_a_withtb\xst\work\vlg7D\ddr__cntl__a__iobs__0.bin ddr_cntl_a_withtb\xst\work\vlg7D ddr_cntl_a_withtb\xst\work ddr_cntl_a_withtb\xst ddr_cntl_a_withtb\_impact.cmd ddr_cntl_a_withtb\_impact.log ddr_cntl_a_withtb\_ngo\netlist.lst ddr_cntl_a_withtb\_ngo ddr_cntl_a_withtb\_pace.ucf ddr_cntl_a_withtb\_xmsgs\bitgen.xmsgs ddr_cntl_a_withtb\_xmsgs\map.xmsgs ddr_cntl_a_withtb\_xmsgs\ngdbuild.xmsgs ddr_cntl_a_withtb\_xmsgs\par.xmsgs ddr_cntl_a_withtb\_xmsgs\trce.xmsgs ddr_cntl_a_withtb\_xmsgs\xst.xmsgs ddr_cntl_a_withtb\_xmsgs ddr_cntl_a_withtb