文件名称:debussy_v5_labs
介绍说明－－下载内容均来自于网络，请自行研究使用
debussy中文使用手册，可以追踪源代码调试，验证的必要工具，只要解压缩即可-Chinese user manual tracking source code debugging, verification of the necessary tools decompression can be as long as
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 21840305debussy_v5_labs.zip 列表 debussy_v5_labs/ debussy_v5_labs/design_src/ debussy_v5_labs/design_src/mixed/ debussy_v5_labs/design_src/mixed/mixed/ debussy_v5_labs/design_src/mixed/mixed/compileForDebussy debussy_v5_labs/design_src/mixed/mixed/compileForMTI debussy_v5_labs/design_src/mixed/mixed/debussy.rc debussy_v5_labs/design_src/mixed/mixed/demo.fsdb debussy_v5_labs/design_src/mixed/mixed/modelsim.ini debussy_v5_labs/design_src/mixed/mixed/stop_fsdb.do debussy_v5_labs/design_src/mixed/mixed/test.register debussy_v5_labs/design_src/mixed/mixed/vsim_fsdb.cmd debussy_v5_labs/design_src/mixed/verilog/ debussy_v5_labs/design_src/mixed/verilog/FSM/ debussy_v5_labs/design_src/mixed/verilog/FSM/child1.v debussy_v5_labs/design_src/mixed/verilog/FSM/child2.v debussy_v5_labs/design_src/mixed/verilog/FSM/child3.v debussy_v5_labs/design_src/mixed/verilog/FSM/master.v debussy_v5_labs/design_src/mixed/verilog/FSM/run.f debussy_v5_labs/design_src/mixed/verilog/FSM/system.v debussy_v5_labs/design_src/mixed/verilog/Gate/ debussy_v5_labs/design_src/mixed/verilog/Gate/cpu.alias debussy_v5_labs/design_src/mixed/verilog/Gate/CPU.sdf debussy_v5_labs/design_src/mixed/verilog/Gate/CPU.vg debussy_v5_labs/design_src/mixed/verilog/Gate/lib.v debussy_v5_labs/design_src/mixed/verilog/Gate/run.f debussy_v5_labs/design_src/mixed/verilog/Gate/verilog.dump debussy_v5_labs/design_src/mixed/verilog/Gate/verilog.fsdb debussy_v5_labs/design_src/mixed/verilog/memory/ debussy_v5_labs/design_src/mixed/verilog/memory/maprom.dat debussy_v5_labs/design_src/mixed/verilog/memory/microrom.dat debussy_v5_labs/design_src/mixed/verilog/memory/pram.dat debussy_v5_labs/design_src/mixed/verilog/RTL/ debussy_v5_labs/design_src/mixed/verilog/RTL/alu.v debussy_v5_labs/design_src/mixed/verilog/RTL/ALUB.v debussy_v5_labs/design_src/mixed/verilog/RTL/ALUB_vlg.v debussy_v5_labs/design_src/mixed/verilog/RTL/CCU.v debussy_v5_labs/design_src/mixed/verilog/RTL/cpu.alias debussy_v5_labs/design_src/mixed/verilog/RTL/debussy.rc debussy_v5_labs/design_src/mixed/verilog/RTL/demo.register debussy_v5_labs/design_src/mixed/verilog/RTL/PCU.v debussy_v5_labs/design_src/mixed/verilog/RTL/PCU_Gate.v debussy_v5_labs/design_src/mixed/verilog/RTL/run.f debussy_v5_labs/design_src/mixed/verilog/RTL/test.register debussy_v5_labs/design_src/mixed/verilog/RTL/TopModule.v debussy_v5_labs/design_src/mixed/verilog/RTL/verilog.dump debussy_v5_labs/design_src/mixed/verilog/RTL/verilog.fsdb debussy_v5_labs/design_src/mixed/verilog/src/ debussy_v5_labs/design_src/mixed/verilog/src/cpu.alias debussy_v5_labs/design_src/mixed/verilog/src/lib.v debussy_v5_labs/design_src/mixed/verilog/src/maprom.v debussy_v5_labs/design_src/mixed/verilog/src/mem.v debussy_v5_labs/design_src/mixed/verilog/src/mem_vlg.v debussy_v5_labs/design_src/mixed/verilog/src/microrom.v debussy_v5_labs/design_src/mixed/verilog/src/microrom_vlg.v debussy_v5_labs/design_src/mixed/verilog/src/pram.v debussy_v5_labs/design_src/mixed/verilog/src/system.v debussy_v5_labs/design_src/mixed/vhdl/ debussy_v5_labs/design_src/mixed/vhdl/memory/ debussy_v5_labs/design_src/mixed/vhdl/memory/maprom.dat debussy_v5_labs/design_src/mixed/vhdl/memory/microrom.dat debussy_v5_labs/design_src/mixed/vhdl/memory/pram.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/ALUB.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/arithlogic.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/arithlogic_vhd.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/CCU.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/cds.lib debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/cpu.alias debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/CPU.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/Debussy.cmd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/debussy.rc debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/demo.fsdb debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/hdl.var debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/ncshell.log debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/PCU.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/PCU_record.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/run.f debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/run_me debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/stop_fsdb.do debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/system.vhd debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/transcript debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/alub/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/alub/alub.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/alub/alub.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/alub/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/arithlogic/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/arithlogic/arithlogic.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/arithlogic/arithlogic.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/arithlogic/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/ccu/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/ccu/ccu.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/ccu/ccu.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/ccu/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/cpu/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/cpu/cpu.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/cpu/cpu.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/cpu/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/functions/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/functions/body.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/functions/body.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/functions/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/functions/_vhdl.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/maprom/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/maprom/maprom_arch.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/maprom/maprom_arch.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/maprom/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/mprom/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/mprom/mprom_arch.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/mprom/mprom_arch.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/mprom/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/novas/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/novas/novas_arch.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/novas/novas_arch.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/novas/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/packagecpu/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/packagecpu/body.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/packagecpu/body.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/packagecpu/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/packagecpu/_vhdl.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pcu/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pcu/pcu.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pcu/pcu.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pcu/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pkg/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pkg/body.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pkg/body.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pkg/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pkg/_vhdl.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pram2/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pram2/pram.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pram2/pram.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/pram2/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/system/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/system/blk.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/system/blk.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/system/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/vec_pkg/ debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/vec_pkg/_primary.dat debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/vec_pkg/_vhdl.asm debussy_v5_labs/design_src/mixed/vhdl/nc_vhdl/work/_info debussy_v5_labs/design_src/mixed/vhdl/RTL/ debussy_v5_labs/design_src/mixed/vhdl/RTL/ALUB.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/arithlogic.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/arithlogic_vhd.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/CCU.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/cpu.alias debussy_v5_labs/design_src/mixed/vhdl/RTL/CPU.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/Debussy.cmd debussy_v5_labs/design_src/mixed/vhdl/RTL/debussy.rc debussy_v5_labs/design_src/mixed/vhdl/RTL/demo.fsdb debussy_v5_labs/design_src/mixed/vhdl/RTL/demo.vcd.fsdb debussy_v5_labs/design_src/mixed/vhdl/RTL/modelsim.ini debussy_v5_labs/design_src/mixed/vhdl/RTL/PCU.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/PCU_record.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/run.f debussy_v5_labs/design_src/mixed/vhdl/RTL/stop_fsdb.do debussy_v5_labs/design_src/mixed/vhdl/RTL/stop_vcd.do debussy_v5_labs/design_src/mixed/vhdl/RTL/system.vhd debussy_v5_labs/design_src/mixed/vhdl/RTL/vsim_fsdb.cmd debussy_v5_labs/design_src/mixed/vhdl/RTL/vsim_vcd.cmd debussy_v5_labs/design_src/mixed/vhdl/src/ debussy_v5_labs/design_src/mixed/vhdl/src/maprom.vhd debussy_v5_labs/design_src/mixed/vhdl/src/maprom_mixed.vhd debussy_v5_labs/design_src/mixed/vhdl/src/microrom.vhd debussy_v5_labs/design_src/mixed/vhdl/src/microrom_mixed.vhd debussy_v5_labs/design_src/mixed/vhdl/src/novas.vhd debussy_v5_labs/design_src/mixed/vhdl/src/pack.vhd debussy_v5_labs/design_src/mixed/vhdl/src/packageCPU.vhd debussy_v5_labs/design_src/mixed/vhdl/src/pram.vhd debussy_v5_labs/design_src/mixed/vhdl/src/pram_mixed.vhd debussy_v5_labs/design_src/mixed/vhdl/src/pram_mixed_vcd.vhd debussy_v5_labs/design_src/mixed/vhdl/src/pred_fns.vhd debussy_v5_labs/design_src/mixed/vhdl/src/system.vhd debussy_v5_labs/design_src/mixed/vhdl/src/system_state.vhd debussy_v5_labs/design_src/verilog/ debussy_v5_labs/design_src/verilog/behav/ debussy_v5_labs/design_src/verilog/behav/cpu.alias debussy_v5_labs/design_src/verilog/behav/cpu.v debussy_v5_labs/design_src/verilog/behav/run.f debussy_v5_labs/design_src/verilog/behav/verilog.dump debussy_v5_labs/design_src/verilog/behav/verilog.fsdb debussy_v5_labs/design_src/verilog/fsm/ debussy_v5_labs/design_src/verilog/fsm/child1.v debussy_v5_labs/design_src/verilog/fsm/child2.v debussy_v5_labs/design_src/verilog/fsm/child3.v debussy_v5_labs/design_src/verilog/fsm/master.v debussy_v5_labs/design_src/verilog/fsm/run.f debussy_v5_labs/design_src/verilog/fsm/system.v debussy_v5_labs/design_src/verilog/fsm/verilog.fsdb debussy_v5_labs/design_src/verilog/gate/ debussy_v5_labs/design_src/verilog/gate/cpu.alias debussy_v5_labs/design_src/verilog/gate/CPU.vg debussy_v5_labs/design_src/verilog/gate/lib.v debussy_v5_labs/design_src/verilog/gate/run.f debussy_v5_labs/design_src/verilog/gate/system.v debussy_v5_labs/design_src/verilog/gate/verilog.dump debussy_v5_labs/design_src/verilog/gate/verilog.fsdb debussy_v5_labs/design_src/verilog/memory/ debussy_v5_labs/design_src/verilog/memory/maprom.dat debussy_v5_labs/design_src/verilog/memory/microrom.dat debussy_v5_labs/design_src/verilog/memory/pram.dat debussy_v5_labs/design_src/verilog/rtl/ debussy_v5_labs/design_src/verilog/rtl/.turborc debussy_v5_labs/design_src/verilog/rtl/alu.v debussy_v5_labs/design_src/verilog/rtl/ALUB.v debussy_v5_labs/design_src/verilog/rtl/BJkernel.v debussy_v5_labs/design_src/verilog/rtl/BJsource.v debussy_v5_labs/design_src/verilog/rtl/CCU.v debussy_v5_labs/design_src/verilog/rtl/cpu.alias debussy_v5_labs/design_src/verilog/rtl/debussy.rc debussy_v5_labs/design_src/verilog/rtl/debussyLog/ debussy_v5_labs/design_src/verilog/rtl/debussyLog/compiler.log debussy_v5_labs/design_src/verilog/rtl/debussyLog/Debussy.cmd debussy_v5_labs/design_src/verilog/rtl/debussyLog/Debussy.cmd.bak debussy_v5_labs/design_src/verilog/rtl/debussyLog/lastSession.ses debussy_v5_labs/design_src/verilog/rtl/debussyLog/lastSession.ses.wave.0 debussy_v5_labs/design_src/verilog/rtl/debussyLog/lastSession.ses.wave.1 debussy_v5_labs/design_src/verilog/rtl/debussyLog/novas.simLst.dbTimeba04346 debussy_v5_labs/design_src/verilog/rtl/debussyLog/novas.simLst.dbTimeba09019 debussy_v5_labs/design_src/verilog/rtl/debussyLog/novas.simLst.stateIDaa04346 debussy_v5_labs/design_src/verilog/rtl/debussyLog/novas.simLst.stateIDaa09019 debussy_v5_labs/design_src/verilog/rtl/debussyLog/ToNetlist.log debussy_v5_labs/design_src/verilog/rtl/debussyLog/turbo.log debussy_v5_labs/design_src/verilog/rtl/demo.register debussy_v5_labs/design_src/verilog/rtl/michael.alias debussy_v5_labs/design_src/verilog/rtl/nEwhere.rc debussy_v5_labs/design_src/verilog/rtl/nEwhereLog/ debussy_v5_labs/design_src/verilog/rtl/nEwhereLog/nEwhere.cmd debussy_v5_labs/design_src/verilog/rtl/nWaveLog/ debussy_v5_labs/design_src/verilog/rtl/nWaveLog/nWave.cmd debussy_v5_labs/design_src/verilog/rtl/nWaveLog/turbo.log debussy_v5_labs/design_src/verilog/rtl/PCU.v debussy_v5_labs/design_src/verilog/rtl/run.f debussy_v5_labs/design_src/verilog/rtl/run_rtl.f debussy_v5_labs/design_src/verilog/rtl/run_rtl.f.old debussy_v5_labs/design_src/verilog/rtl/run_vcs_sol2.cmd debussy_v5_labs/design_src/verilog/rtl/test.f debussy_v5_labs/design_src/verilog/rtl/test_pram.v debussy_v5_labs/design_src/verilog/rtl/test_system.v debussy_v5_labs/design_src/verilog/rtl/test_vcs.cmd debussy_v5_labs/design_src/verilog/rtl/TopModule.v debussy_v5_labs/design_src/verilog/rtl/TRACER.SES debussy_v5_labs/design_src/verilog/rtl/tracer.ses.wave.1 debussy_v5_labs/design_src/verilog/rtl/verilog.fsdb debussy_v5_labs/design_src/verilog/rtl/verilog.log debussy_v5_labs/design_src/verilog/rtl/wave.rc debussy_v5_labs/design_src/verilog/rtl_mt_libs/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/.turborc debussy_v5_labs/design_src/verilog/rtl_mt_libs/alu.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/ALUB.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/BJkernel.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/BJsource.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/CCU.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/cpu.alias debussy_v5_labs/design_src/verilog/rtl_mt_libs/debussy.rc debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/compiler.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/Debussy.cmd debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/Debussy.cmd.bak debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/lastSession.ses debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/ToNetlist.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/DebussyLog/turbo.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/demo.register debussy_v5_labs/design_src/verilog/rtl_mt_libs/PCU.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/run.f debussy_v5_labs/design_src/verilog/rtl_mt_libs/run_vcs_sol2.cmd debussy_v5_labs/design_src/verilog/rtl_mt_libs/run_veri_test.f debussy_v5_labs/design_src/verilog/rtl_mt_libs/run_work.f debussy_v5_labs/design_src/verilog/rtl_mt_libs/system.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/test_pram.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/test_system.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/test_vcs.cmd debussy_v5_labs/design_src/verilog/rtl_mt_libs/TopModule.v debussy_v5_labs/design_src/verilog/rtl_mt_libs/TRACER.SES debussy_v5_labs/design_src/verilog/rtl_mt_libs/tracer.ses.wave.1 debussy_v5_labs/design_src/verilog/rtl_mt_libs/vericomLog/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/vericomLog/compiler.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/vericomLog/turbo.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/verilog.log debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/alu.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/ALUB.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/BJkernel.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/BJsource.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/CCU.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/libfile debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/MapTbl debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/mem.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/oh.etc/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/oh.etc/fsmalias debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/oh.etc/oh.rc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/oh.etc/ohmacro.txt debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/oh.etc/_oharch debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/PCU.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/pram.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/system.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/veri_test.lib++/TopModule.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/wave.rc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/alu.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/ALUB.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/CCU.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/libfile debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/libfile.1- debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/MapTbl debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/mem.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/oh.etc/ debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/oh.etc/fsmalias debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/oh.etc/oh.rc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/oh.etc/ohmacro.txt debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/oh.etc/_oharch debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/PCU.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/pram.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/system.v.tdc debussy_v5_labs/design_src/verilog/rtl_mt_libs/work.lib++/TopModule.v.tdc debussy_v5_labs/design_src/verilog/src/ debussy_v5_labs/design_src/verilog/src/cpu.alias debussy_v5_labs/design_src/verilog/src/maprom.v debussy_v5_labs/design_src/verilog/src/mem.v debussy_v5_labs/design_src/verilog/src/mem_mod.v debussy_v5_labs/design_src/verilog/src/microrom.v debussy_v5_labs/design_src/verilog/src/pram.v debussy_v5_labs/design_src/verilog/src/pram_mod.v debussy_v5_labs/design_src/verilog/src/system.v debussy_v5_labs/design_src/verilog/src/system.v.orig.v debussy_v5_labs/design_src/verilog/src/transcript debussy_v5_labs/design_src/vhdl/ debussy_v5_labs/design_src/vhdl/gate/ debussy_v5_labs/design_src/vhdl/gate/CPUg.vhd debussy_v5_labs/design_src/vhdl/gate/debussy.rc debussy_v5_labs/design_src/vhdl/gate/demo.fsdb debussy_v5_labs/design_src/vhdl/gate/fsm_child1g.vhd debussy_v5_labs/design_src/vhdl/gate/fsm_child2g.vhd debussy_v5_labs/design_src/vhdl/gate/fsm_child3g.vhd debussy_v5_labs/design_src/vhdl/gate/fsm_masterg.vhd debussy_v5_labs/design_src/vhdl/gate/lib.vital debussy_v5_labs/design_src/vhdl/gate/modelsim.ini debussy_v5_labs/design_src/vhdl/gate/run.f debussy_v5_labs/design_src/vhdl/gate/run_debussy.com debussy_v5_labs/design_src/vhdl/gate/run_modelsim.com debussy_v5_labs/design_src/vhdl/gate/stop.do debussy_v5_labs/design_src/vhdl/gate/system.vhd debussy_v5_labs/design_src/vhdl/memory/ debussy_v5_labs/design_src/vhdl/memory/maprom.dat debussy_v5_labs/design_src/vhdl/memory/microrom.dat debussy_v5_labs/design_src/vhdl/memory/pram.dat debussy_v5_labs/design_src/vhdl/rtl/ debussy_v5_labs/design_src/vhdl/rtl/ALUB.vhd debussy_v5_labs/design_src/vhdl/rtl/arithlogic.vhd debussy_v5_labs/design_src/vhdl/rtl/CCU.vhd debussy_v5_labs/design_src/vhdl/rtl/child1.vhd debussy_v5_labs/design_src/vhdl/rtl/child2.vhd debussy_v5_labs/design_src/vhdl/rtl/child3.vhd debussy_v5_labs/design_src/vhdl/rtl/CPU.vhd debussy_v5_labs/design_src/vhdl/rtl/demo.fsdb debussy_v5_labs/design_src/vhdl/rtl/master.vhd debussy_v5_labs/design_src/vhdl/rtl/modelsim.ini debussy_v5_labs/design_src/vhdl/rtl/PCU.vhd debussy_v5_labs/design_src/vhdl/rtl/run_debussy.com debussy_v5_labs/design_src/vhdl/rtl/run_leapfrog.com debussy_v5_labs/design_src/vhdl/rtl/run_modelsim.com debussy_v5_labs/design_src/vhdl/rtl/run_rtl.f debussy_v5_labs/design_src/vhdl/rtl/stop.do debussy_v5_labs/design_src/vhdl/rtl/stop.do.vcd debussy_v5_labs/design_src/vhdl/rtl/system.vhd debussy_v5_labs/design_src/vhdl/src/ debussy_v5_labs/design_src/vhdl/src/maprom.vhd debussy_v5_labs/design_src/vhdl/src/maprom_mod.vhd debussy_v5_labs/design_src/vhdl/src/microrom.vhd debussy_v5_labs/design_src/vhdl/src/microrom_mod.vhd debussy_v5_labs/design_src/vhdl/src/novas.vhd debussy_v5_labs/design_src/vhdl/src/pack.vhd debussy_v5_labs/design_src/vhdl/src/packageCPU.vhd debussy_v5_labs/design_src/vhdl/src/pram.vhd debussy_v5_labs/design_src/vhdl/src/pram_mod.vhd debussy_v5_labs/design_src/vhdl/src/pred_fns.vhd debussy_v5_labs/design_src/vhdl/src/system.vhd debussy_v5_labs/lab1/ debussy_v5_labs/lab1/Debussy.cmd debussy_v5_labs/lab1/run.f debussy_v5_labs/lab2-1/ debussy_v5_labs/lab2-1/replay.cmd debussy_v5_labs/lab2-1/run.f debussy_v5_labs/lab2-1/simple.map debussy_v5_labs/lab2-1/synopsys.lib debussy_v5_labs/lab2-2/ debussy_v5_labs/lab2-2/debussy.rc debussy_v5_labs/lab2-2/run.f debussy_v5_labs/lab2-3/ debussy_v5_labs/lab2-3/run.f debussy_v5_labs/lab2-4/ debussy_v5_labs/lab2-4/run.f debussy_v5_labs/lab2-5/ debussy_v5_labs/lab2-5/run_verilog.f debussy_v5_labs/lab2-5/run_vhdl.f debussy_v5_labs/lab3/ debussy_v5_labs/lab3/run_verilog.f debussy_v5_labs/lab3/run_vhdl.f debussy_v5_labs/lab4-1/ debussy_v5_labs/lab4-1/debussy.rc debussy_v5_labs/lab4-1/demo.fsdb debussy_v5_labs/lab4-1/run_verilog.f debussy_v5_labs/lab4-1/run_vhdl.f debussy_v5_labs/lab4-2/ debussy_v5_labs/lab4-2/gate.fsdb debussy_v5_labs/lab4-2/rtl.fsdb debussy_v5_labs/lab4-2/run.f debussy_v5_labs/lab4-2/synopsys.lib debussy_v5_labs/lab5-1/ debussy_v5_labs/lab5-1/cr_vlog_sol2_dym debussy_v5_labs/lab5-1/run.f debussy_v5_labs/lab5-1/run_xl_dym_sol2.cmd debussy_v5_labs/lab5-2/ debussy_v5_labs/lab5-2/Makefile.nc.defines debussy_v5_labs/lab5-2/Makefile.nc.sun4v debussy_v5_labs/lab5-2/Makefile.nc.targets debussy_v5_labs/lab5-2/Makefile.sun4v debussy_v5_labs/lab5-2/run.f debussy_v5_labs/lab5-2/run_nc_vlg_dym_sol2.cmd debussy_v5_labs/lab5-3/ debussy_v5_labs/lab5-3.mht debussy_v5_labs/lab5-3/run.f debussy_v5_labs/lab5-3/stop.do debussy_v5_labs/lab5-3/vhdl/ debussy_v5_labs/lab5-3/vhdl/memory/ debussy_v5_labs/lab5-3/vhdl/memory/maprom.dat debussy_v5_labs/lab5-3/vhdl/memory/microrom.dat debussy_v5_labs/lab5-3/vhdl/memory/pram.dat debussy_v5_labs/lab5-3/vhdl/rtl/ debussy_v5_labs/lab5-3/vhdl/rtl/ALUB.vhd debussy_v5_labs/lab5-3/vhdl/rtl/arithlogic.vhd debussy_v5_labs/lab5-3/vhdl/rtl/CCU.vhd debussy_v5_labs/lab5-3/vhdl/rtl/CPU.vhd debussy_v5_labs/lab5-3/vhdl/rtl/PCU.vhd debussy_v5_labs/lab5-3/vhdl/src/ debussy_v5_labs/lab5-3/vhdl/src/maprom_mod.vhd debussy_v5_labs/lab5-3/vhdl/src/microrom_mod.vhd debussy_v5_labs/lab5-3/vhdl/src/pack.vhd debussy_v5_labs/lab5-3/vhdl/src/packageCPU.vhd debussy_v5_labs/lab5-3/vhdl/src/pram_mod.vhd debussy_v5_labs/lab5-3/vhdl/src/pred_fns.vhd debussy_v5_labs/lab5-3/vhdl/src/system.vhd