搜索资源列表
design-flow-speeding-up-dsp
- Wavelets have widely been used in many signal and image processing applications. In this paper, a new serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet tra
blobrw
- 微软的SQL SERVER数据库的Image、text等字段都属于二进制的大对象。这些对象的存取和其他轻型对象略有不同。 微软.NET fr a mework的System.IO命名空间下给我们提供了一个FileStream文件流类。我们可以使用这个文件流对二进制大对象轻松进行读写。 我实现了一个简单的WinForm程序，这个程序通过点击“Open”按钮选择一个bmp或者jpg文件，并显示在图形控件PictureBox中
design-flow-speeding-up-dsp
- Wavelets have widely been used in many signal and image processing applications. In this paper, a new serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet tra
multiple
- 介绍了几种常用的乘法器的设计，carry_save_mult，ripple_carry_mult等，压缩包中包含结构流程图，用verilogHDL语言，采用modelsim仿真验证-This paper introduces some commonly used multiplier design, carry_save_mult, ripple_carry_mult such as, compressed package that c
save_adder
- implement of carry save adder with verilog
hcsa_adder_latest(2).tar
- Hierarchical Carry Save Algorithm. HCSA Generic ALU.
division_imp4_v5
- Code VHDL for Newton Raphson BCD Division and Carry Save Multiplication in BCD
MulBCD_NxN_CS_v5
- VHDL Carry Save Multipliers
VLSI_Advanced_CSA
- Advanced VLSI Design on Carry Save Adder Implementation
csa1
- carry save adder block1
csa2
- carry save adder block2
csa3
- carry save adder block3
carry-save-multiplier-Verilog-code
- 进位存储乘法器Verilog代码,该乘法器的显著特点是其性能取决于使用的硬件而与数据长度无关.-carry save multiplier Verilog code
mult
- 4级流水乘法器，本文利用FPGA完成了基于半加器、全加器、进位保留加法器的4比特流水乘法器的设计，编写VHDL程序完成了乘法器的功能设计，并通过Modelsim进行了仿真验证。-Four water multipliers, this paper complete FPGA-based half adder, full adder, carry-save adder 4 bit pipeline multiplier design, w
adder
- 设计一个16×16位的流水线乘法器。 乘法器部分采用16×16进位保留（Carry-save）阵列构成。 最后一行部分积产生单元要求采用超前进位构成。 -Design of a 16 x 16 pipelined multiplier. Multiplier by 16 x 16 carry save array ( Carry-save ). The last line of the partial prod
carrylukahead
- carry save and carry luk ahead adder vhdl
carrysave-array-mult
- Carry save array multiplier design in verilog HDL
1.Area-Efficient-Carry-Select-Adder
- Area efficient carry save adder
carry-save-addition
- CARRY SAVE ADDITION WITH EXAMPLE EXPLANATION
VHDL-Carry-Save-Adder
- VHDL CARRY SAVE ADDER 4,8 BIT DATAFLOW 26,32 BIT STRACTURAL DESIGN