搜索资源列表
5-2-2Syn
- synplify环境下 实现 全加器 功能-synplify environment to achieve full functionality increases
FPGA_NEW_APPROACH_TO_IMPLEMENT_CHAOTIC_GENERATOR.
- In this paper, a new method is introduced to implement chaotic generators based on the Henon map and Lorenz chaotic generators given by the state equations using the Field Programmable Gate Array (FPGA). The aim of this
Synplify_teaching
- synplify工具的教程，教你如何驾驭synplify-the synplify tool teaching
data
- 综合工具synplify的使用资料,非常有用，我正在使用-data of Synplify
Synplify8.62crack
- synplify 8.62 crack file,可以用，试过了，非常好-crack of synplify 8.62
DDSyuanma
- DDS波形发生器 (Synplify pro 编译通过)--输出频率 Fout = Fclk*2^M/2^N--分辨率 Fclk/2^N--最大输出频率 Fout = Fclk*50 (理论值,抽样定理)-DDS Waveform Generator (Synplify pro compiler through)- the output frequency Fout = Fclk* 2 ^ M/2 ^ N- Resolution Fcl
TestBench
- 怎样写testbench 本文的实际编程环境：ISE 6.2i.03 ModelSim 5.8 SE Synplify Pro 7.6 编程语言 VHDL 在ISE 中调用ModelSim 进行仿真-、assert (s_cyi((DWIDTH-1)/4) = 0 ) and (s_ovi = 0 ) and (s_qutnt = conv_std_logic_vector(v_quot,DWIDTH))
AdderE
- synplify中tcl语言应用，使用AdderE八位全加器为例，介绍一个设计针对不同器件综合-synplify in the tcl language application, use AdderE eight full-adder as an example, an integrated design for different devices
SRAM_Control
- VHDL Code for SRAM Control (Synthesized with Synplify-Pro, Active-HDL Simulation)
synplify_ref_ug
- Synplify指导手册，内有vhdl、verilog、system verilog等综合详细指导，非常好的进阶资料喔！虽是英文的，但来自官方，绝对可靠喔！-Synplify guide, there vhdl, verilog, system verilog detailed, comprehensive guide, very good advanced data Oh! Although in English, but from
synplify_ug
- Synplify user s guide，很好的synplify用户手册，对综合入门很有帮助。全英文，官方资料-Synplify user' s guide, a good synplify user manual, on the consolidated entry helpful. In English, the official data
synplify_makefile
- synplify、ise和verdi在linux上的makefile；多个工具集成在一个文件管理，方便快捷，值得参考-the makefile for synplify, ise and verdi on Linux multiple tools integrated into a document management, convenient and valuable reference! ! !
Synplicity_Synplify_Pro_v7.0
- synplify pro v7.0 keygen
Synplify_Pro_FPGA
- 基于 Synplify /Synplify Pro 的 FPGA 高级综合设计-Based Synplify/Synplify Pro advanced FPGA synthesis design of
Libero8.3
- 介绍了 Actel FPGA 的集成开发环境 IDE 的使用，从软件的安装和设置，以及 通过一个简单的例子说明如何使用 IDE中集成的第三方软件，如：Synplify、ModelSim等，可以帮助读者快速入门，缩短开发时间。-Actel FPGA introduced the use of IDE integrated development environment, from software installation and s
Synplify_FPGA_HUAWEI
- Synplify工具使用指南(华为文档),华为培训资料，华为工程师讲述FPGA软件工具的使用-Synplify of FPGA soft by huawei Inc.
ModelSimPSynplifyPQuartus-
- ModelSim+Synplify+Quartus fpga软件应用-ModelSim+ Synplify+ Quartus
synplify
- synplify工具使用指南 FPGA开发工具-synplify FPGA DC tools
Synplify
- Synplify快速入门的内部资料，是学习Synplify的好资料-The Synplify s QuickStart internal information, is learning the Synplify good information
Synplify.Premier__9.6.2_with_crack
- Synplify.Premier__9.6.2破解教程及文件-Synplify.Premier__9.6.2 crack tutorial and file