搜索资源列表
develop-net
- Sigma Design SDK source
cam
- Desin 1 simple CPU. important module
desingn
- 关于USB输入输出文档，多线程测试，支持大批量读写USB-On the USB input and output files, multi-threaded test, read and write support for high-volume USB
SharpDevelop_analyze_5_WinFormDesigner
- 这是利用SharpDevelop 开发的一个自定义Form 的程序-This project is using SharpDevelop to develop “Used Form desin " ， just like VS
systemverilog
- system verilog 是国际流行的设计和验证语言，根据语言的特点分为两部分:for设计和for验证。另外一种书是介绍如何应用system verilog, 如果你要用syntem verilog, 推荐先读一下。-system verilog is popular hardware design and verification language. The languange compose of two part: syste
BTCS2
- fortran for desin home atleast1
ftcs
- fortran for desin home atleast
sali1
- fortran for desin home atleast
lax
- fortran for desin home atleast
laxwendroff
- fortran for desin home atleast
crestfactor
- understanding of powerfactor,crest factor and surge factor which is important for any power electronics desin g
JAVA-desin
- 有关JAVA的编写教程及其1001个实例。-JAVA tutorial on the preparation of its 1001 instance.
Desin
- 内弹道测速器设计Design of interior ballistics gun-Design of interior ballistics gun
fir_filt
- FIR Filter desin in Xilix FPGA
PCB-desin
- 1、如何选择PCB板材？ 选择PCB板材必须在满足设计需求和可量产性及成本中间取得平衡点。设计需求包含电气和机构这两部分。通常在设计非常高速的PCB板子(大于GHz的频率)时这材质问题会比较重要。例如，现在常用的FR-4材质，在几个GHz的频率时的介质损(dielectric loss)会对信号衰减有很大的影响，可能就不合用。就电气而言，要注意介电常数(dielectric constant)和介质损在所设计的频率是否合用。 -
ClckGen
- Clock generator, simple desin
Desing-Mode
- 学习C++,必看的模式设计，方便软件工程程序代码构建等。-C++ design mode to let you know the desin
CPPClass-Mode-desin
- 介绍类的设计方法,提高程序的质量，帮助开发高效C++程序。-The class design method.
javadesin
- JAVA设计资料,pdf格式的，内容很实用-java desin