搜索资源列表
16_FIR
- 16阶FIR滤波器--本设计用VERILOG HDL语言串行DA算法实现16阶有限频率响应滤波器!-16-order FIR filter- this design language VERILOG HDL serial DA algorithm limited frequency response of 16-order filter!
lfsr
- 伪随机序列产生器-线性反馈移位寄存器,Verilog HDL 原代码。-Pseudo-random sequence generator- linear feedback shift register, Verilog HDL source code.
sgs32
- Verlog HDL 写得一款32路方波发生器,例子是4路可以自己加,相位可调,频率可调,占空比可调。具体参见readme.doc.此处只提供了源码包含顶层模块sgs32.v 子模块dds.v和pll设置模块altp.v及波形驱动文件-Verlog HDL write a 32 square-wave generator, for example, is able to add 4-way, phase adjustable, adju
Verilog_HDL
- Verilog HDL程序设计教程,以可综合的设计为重点,同时对仿真和模拟也作了深入阐述。全面介绍了verilog HdL 词法,语法。-Verilog HDL Programming Guide, to be designed as an integrated focus on simulation and simulation at the same time also made to describe further. Veril
mult_piped_8x8
- 8位乘8位的流水线乘法器,采用Verilog hdl编写-8 x 8-bit pipelined multiplier, used to prepare Verilog hdl
div16
- 十六位的除法器,采用verilog hdl-16 of the divider using verilog hdl
mcst
- 曼彻斯特编码实现,verilog HDL 做的,我也是从网上下的-Manchester encoding to achieve, verilog HDL to do, I am also from the Internet under
fre_ctrl
- 利用verilog语言,从上至下层次管理的设计思想;Verilog HDL的行为描述和结构描述,实现8位频率计,4个0检测修正电路的原理说明-The use of Verilog language, top-down hierarchical management design idea Verilog HDL descr iption of the behavior and structure of a descr iption o
VerilogHDLDigitalControlSystemExample
- 《Verilog HDL数字控制系统设计实例》-冼进-源代码- Verilog HDL Digital Control System Design - Xian Jin- source code
multiply
- Verilog hdl语言 常用乘法器设计,可使用modelsim进行仿真-Verilog hdl language commonly used multiplier design, can use the ModelSim simulation
divide
- Verilog hdl语言的常用除法器设计,可使用modelsim进行仿真-Commonly used languages Verilog hdl divider design, can use the ModelSim simulation
hdl
- cordic IC implement for fast cordic calculate. Including test bench. feature: 1. slicon proved. 2. support angle recored algorithm.-cordic IC implement for fast cordic calculate.Including test bench.feature: 1. s
Verilog-book
- 学习Verilog语言必备资料,包括语法总结 编写Verilog HDL 源代码的标准及设计流程-Verilog language learning essential information, including syntax summary of Verilog HDL source code for the preparation of standards and design process
speech
- 用verilog HDL实现自相关算法! RTL级可综合代码! 通过modelsim5.6仿真和quartusii7.1综合!-Verilog HDL using auto-correlation algorithm to achieve! RTL-level code can be integrated! Through simulation and modelsim5.6 integrated quartusii7.1!
led_display
- 基于Verilog HDL的流水灯程序设计-Verilog HDL-based design flow lights
VerilogHDL
- 本文主要分析了FIR数字滤波器的基本结构和硬件构成特点,简要介绍了FIR滤波器实现的方式优缺点 结合Altera公司的Stratix系列产品的特点,以一个基于MAC的8阶FIR数字滤波器的设计为例,给出了使用Verilog硬件描述语言进行数字逻辑设计的过程和方法,并且在QuartusⅡ的集成开发环境下编写HDL代码,进行综合 利用QuartusⅡ内部的仿真器对设计做脉冲响应仿真和验证。-This paper analyzes the F
VerilogHDL-huawei
- Verilog HDL 华为入门教程.pdf 内部资料-Verilog HDL Tutorial Huawei. Pdf internal information
traffic
- Verilog HDL语言设计的交通灯设计-Verilog HDL language designed traffic light design
I2C
- 用verilog HDL实现I2C Master Controller 的设计,包括主程序设计和测试程序设计-Verilog HDL using I2C Master Controller to achieve the design, including the main program design and test program design
SPIsend
- Verilog HDL的程式,上網找到SPI程式, vspi.v這程式相當好用可用來接收與傳送SPI,並且寫了一個傳輸信號測試,spidatasent.v這程式就是傳送的資料,分別為00 66... 01 77...... 02 55這樣的資料,並透過MAX+PULS II軟體進行模擬,而最外層的程式是test_createspi.v!-Verilog HDL programs, Internet find SPI program,