搜索资源列表
Insiders_Guide_XC166
- The C166S V2 CPU core used in the XC166 seriesmakes extensive use of Reduced Instruction Set Computer (RISC) concepts to achieve its blend of very highperformance at modest cost.
risc_spm_v14
- 使用Altera CycloneIV 用Verilog语言实现一个精简指令集cpu(Using Altera CycloneIV to implement a streamlined instruction set CPU in Verilog language)
MCP_CAN_lib-master
- is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the. ATmega32 achieves throughputs approaching 1 MIPS per MHz allowing th
RISC
- URISC的RTL级设计，Verilog代码(Design: URISC RTL Verilog)
计组project1_riscv-simulator
- 在这个项目中，您将熟悉汇编程序的工作方式以及RISC-V指令集的实现方式。 通过这个项目，您应该学习实现处理器的原理和技术。 您的任务是为小型RISC-V指令集建模汇编器和非流水线处理器。(In this project, you will be familiar with how the assembler work and how the RISC-V instruction set is implemented. Through
MIPS32 M4KTM Processor Core Software User’s Manual
- MIPS32 M4KTM内核是一种高性能，低功耗，32位MIPS RISC处理器内核，适用于定制的硅片系统应用。 该内核是为希望将其自定义逻辑和外围设备与高性能RISC处理器快速集成的半导体制造公司，ASIC开发人员和系统OEM设计的。
STM32MP151A数据手册
- The STM32MP151A/D devices are based on the high-performance Arm® Cortex®-A7 32-bit RISC core operating at up to 800 MHz. The Cortex-A7 processor includes a 32-Kbyte L1 instruction cache, a 32-Kbyte
Faraday Mixed-size Placement Benchmarks [vlsi] [IC]
- ICCAD 2004 Faraday Mixed-size Benchmarks with routing information Faraday Corp. recently released three benchmarks, originally intended for comparisons between structured and conventional ASICs. We apply to these be
S1 CPU core
- S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. Based on Sun Microsystems' UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the l
PCF7941ATJ PCF7341ATJ
- PCF7941ATJ PCF7341ATJ Security Transponder and RISC Controller (STARC 2XLite)