搜索资源列表
wtut_vhd
- 这是一份FPGA例程，敬请参考，软件环境ISE8.2-FPGA routines locations reference software environment ISE8.2
wtut_vhd
- 有关秒表的设计，很详细，包括测试文档，已经通过仿真。可供参考
wtut_vhd
- 这是一份FPGA例程，敬请参考，软件环境ISE8.2-FPGA routines locations reference software environment ISE8.2
wtut_vhd
- 有关秒表的设计，很详细，包括测试文档，已经通过仿真。可供参考-On the stopwatch design, in great detail, including the test documents, has been through simulation. For reference
wtut_vhd
- When the DLL_FREQUENCY_MODE attribute is set to High, the frequency of the clock signal at the CLKIN input must be in the High (DLL_CLKIN_MIN_HF to DLL_CLKIN_MAX_HF) frequency range (MHz). See The Programmable Logic
wtut_vhd
- examples lcd control clock freq
wtut_vhd
- VHDL hardware descritpion language examples for implementing a FPGA board
wtut_vhd
- Verilog语言开发环境ISE的一些例程，适合于初学者-ISE Verilog language development environment for a number of routines, suitable for beginners
wtut_vhd
- spartan 3E 1600开发板的秒表计时器源程序，VHDL语言-source code of timer on spartan 3E1600 development board in VHDL