verilog语言实现的数字钟，各种定时闹钟功能类似真实的表~利用EDA实验平台实现-Verilog language implementation of the digital clock, alarm clock features a variety of regular table similar to the real experimental platform ~ using EDA implementation ~ ~