基于FPGA的应用设计，语言采用Verilog HDL。功能是实现对光栅尺信号的相位鉴别和滤波。-FPGA-based application design, language, use of Verilog HDL. Function is to realize the grating scale signal phase identification and filtering.