基于verilog的计数器设计，本例程将实现四位异步二进制计数器的功能，同时给出了同步二进制计数器和同步十进制计数器的VerilogHDL程序-Verilog counter based design, this routine will achieve the functions of four asynchronous binary counter, synchronous binary counter is given and s