完整的基于fpga的数字时钟的设计与实现，压缩文档是整个文档，其中的zzz，zzz1，zzz2，zzz3不同情况下的顶层原理图-Complete digital clock fpga based design and implementation, the archive of the entire document, which zzz, zzz1, zzz2, zzz3 different top-level schematic case