采用verilog语言将输出频率分频实现数字钟的基本功能：如时间显示，定点报时，整点报时，倒计时等。-Using verilog language to realize the basic function of digital clock by cut the output frequency , such as showing time, designated time,, countdown, etc.