VHDL代码，源用与两路DDS之间的相位差，现可用于产生相位差可编程的1m时钟，精度可精确到0.01分。输出两路时钟，带起始控制位-VHDL code, source with the phase difference between the two DDS, can now be used to produce 1m phase programmable clock accuracy can be accurate to 0.01 points. Output two clocks with