此文件为可编程逻辑器件的实验代码，包括vhdl和verilog语言，适合初学者，简洁，易于理解-This file is experimental code programmable logic devices, including vhdl and verilog language, suitable for beginners, simple, easy to understand